litex
Build your hardware, easily! (by enjoy-digital)
RISCV-FiveStage
Marginally better than redstone (by PeterAaser)
Our great sponsors
| litex | RISCV-FiveStage | |
|---|---|---|
| 29 | 4 | |
| 2,683 | 89 | |
| - | - | |
| 9.7 | 0.0 | |
| 4 days ago | over 3 years ago | |
| C | Scala | |
| GNU General Public License v3.0 or later | Apache License 2.0 |
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
litex
Posts with mentions or reviews of litex.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2023-11-06.
-
FPGA Dev Boards for $150 or Less
https://github.com/enjoy-digital/litex
they have tutorials, you can get compatible boards for around $20
-
Need help to build a RISC-V Processor on Artix-7 FPGA: Final Year Engineering Project Guide
With LiteX you can synthesize a VexRiscV processor. You can run Linux on it. The toolchain is pretty easy to use, as long as you use Xilinx Vivado to compile to gateware.
-
Sunset TCL scripts ?
LiteX is a great example of a Python-first flow. However, they have chosen not to subordinate the scripting environment to a GUI toolchain - EDA vendors are unlikely to choose the same trade.
- synthesizing and using the Ibex RISC-V core
-
Been messing around with litex and migen on my Tang Primer 20K
To lean these: https://github.com/enjoy-digital/litex, https://github.com/m-labs/migen
- CPU design for college project
- How can I learn about RISC-V and use case? I want to do a project for begginers
-
How Much Would It Cost For A Truly Open Source RISC-V SOC?
If you use LiteX to generate a VexRiscV system-on-a-chip, you can include an open source DDR DRAM PHY. This works on Xilinx Spartan-6, Spartan7Artix7/Kintex7/Virtex7 FPGAs, and Lattice ECP5 FPGAs. DDR/LPDDR/DDR2/DDR3 depending on the FPGA.
- LiteX: Build Hardware Easily
-
Using FPGAs for computations as a beginner
I am interested in trying out FPGAs for the purpose of running specific calculations more efficiently. Since the calculations themselves are quite complex, I would need to be able to program in a relatively high-level language. I've seen that designing SoC in Python is possible, for example with Litex (https://github.com/enjoy-digital/litex) or Amaranth (https://github.com/amaranth-lang/). I don't want to spend hundreds of hours learning about FPGAs, but I'm prepared to take on a challenge.
RISCV-FiveStage
Posts with mentions or reviews of RISCV-FiveStage.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2021-06-15.
- Tips on building a RISC-V processor on FPGA
-
Planning to develop a CPU on an FPGA. How can I program it?
I can recommend the coursework that I made for my university. It uses chisel (similar to verilog but less finickity and annoying) to create a five stage RISC-V 32I capable processors that can run small bare metal programs. The intro: https://github.com/PeterAaser/tdt4255-chisel-intro The 5-stage: https://github.com/PeterAaser/RISCV-FiveStage
-
Designing a RISC-V CPU, Part 1: Learning hardware design as a software engineer
It's coursework that takes you from knowing nothing about hardware design to designing your own RISC-V In-Order Five stage architecture. As far as I know a few students have actually done the work to run this on an FPGA, but for the most part you will have the luxury of an emulator, giving you things like stack traces compared to the model execution for all the test programs etc.
https://github.com/PeterAaser/RISCV-FiveStage
-
Want to get started.What to buy?
If you want to do something big but simulated you can try to do this coursework https://github.com/PeterAaser/RISCV-FiveStage I made for my university, teaching CPU design. It's in chisel though, which is different from verilog. Be sure to look at the intro first.
What are some alternatives?
When comparing litex and RISCV-FiveStage you can also consider the following projects:
nmigen-tutorial - A tutorial for using nmigen
VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation
SpinalHDL - Scala based HDL
cortex-m0-soft-microcontroller - Soft-microcontroller implementation of an ARM Cortex-M0
fusesoc - Package manager and build abstraction tool for FPGA/ASIC development
SaxonSoc - SoC based on VexRiscv and ICE40 UP5K
tdt4255-chisel-intro
openwifi - open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software
wyre - Hardware definition language that compiles to Verilog
verilog-ethernet - Verilog Ethernet components for FPGA implementation
dromajo - RISC-V RV64GC emulator designed for RTL co-simulation
litex vs nmigen-tutorial
RISCV-FiveStage vs VexRiscv
litex vs SpinalHDL
RISCV-FiveStage vs cortex-m0-soft-microcontroller
litex vs fusesoc
RISCV-FiveStage vs nmigen-tutorial
litex vs SaxonSoc
RISCV-FiveStage vs tdt4255-chisel-intro
litex vs openwifi
RISCV-FiveStage vs wyre
litex vs verilog-ethernet
RISCV-FiveStage vs dromajo