verilog_template
edalize
| verilog_template | edalize | |
|---|---|---|
| 1 | 4 | |
| 1 | 648 | |
| - | - | |
| 2.6 | 5.9 | |
| over 1 year ago | 3 days ago | |
| Makefile | Python | |
| - | BSD 2-clause "Simplified" License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
verilog_template
-
(System)Verilog Linting in VSCode?
I have success with iverilog linting! Here is an example project with the settings configured: https://github.com/E4tHam/verilog_template
edalize
-
Dropping EDA-GUI's 101
Check out FuseSoC: https://github.com/olofk/fusesoc which can handle Vivado builds for you (utilizing edalize: https://github.com/olofk/edalize) along with some nice package management. It can run against multiple tools so you can also get it to build simulations using Verilator or a commercial EDA tool if you have access to them.
-
Introduction to FPGAs
Check out https://github.com/olofk/fusesoc. It gives you a command line build flow that can drive Vivado (along with many other eda tools via edalize https://github.com/olofk/edalize) without having to touch the GUI (though you might want it for programming the board, though FuseSoC can do that too).
-
Compiling Code into Silicon
This reminds me very much of edalize[1], which does something very similar.
[1]: https://github.com/olofk/edalize
- Olof Kindgren on LinkedIn: We have a new world record! 6000 RISC-V cores in a single chip!
What are some alternatives?
Raylib-CPP-Starter-Template-for-VSCODE - Raylib C++ Starter Template for VSCODE
fusesoc - Package manager and build abstraction tool for FPGA/ASIC development
FPGA-blinky
skywater-pdk - Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.
oss-cad-suite-build - Multi-platform nightly builds of open source digital design and verification tools
freepdk-45nm - ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
vscode-terosHDL - VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
apio - :seedling: Open source ecosystem for open FPGA boards
fusesoc_template - Example of how to get started with olofk/fusesoc.
icestudio - :snowflake: Visual editor for open FPGA boards
fpga-docker - Tools for running FPGA vendor toolchains with Docker
rggen - Code generation tool for control and status registers