SaaSHub helps you find the best software and product alternatives Learn more →
Top 18 Python Verilog Projects
-
-
SaaSHub
SaaSHub - Software Alternatives and Reviews. SaaSHub helps you find the best software and product alternatives
-
openlane
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
> no more engineering for engineering’s sake
I'm not sure many successful engineering orgs did much of that but also the environment our creations live in is much different now.
It was a huge task just to get our programs to run at all not very long ago. When I first started coding I was working on some code for a VLSI problem and I spent like a month just figuring out how to get the problem to fit on disk (not main memory, but on disk!). Now there are similar things that run on a laptop [0]. And it's not like I'm unique in having to come up with crazy solutions to problems tangent to the primary problem in this space. [1]
Now the infrastructure for our code is amazing and the machines that execute them abound in resources, especially in the cloud. Now that the yoke has been cast off it makes sense more time is spent on the solution the actual problem you set out to solve in the first place.
[0] https://github.com/The-OpenROAD-Project/OpenLane
-
-
-
-
-
pymtl3
Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
-
-
-
vcdvcd
Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
-
sphinxcontrib-hdl-diagrams
Sphinx Extension which generates various types of diagrams from Verilog code.
-
-
-
holoso
Simple high-level synthesis of portable Verilog directly from idiomatic imperative Python for numerical/DSP-heavy applications. Not an HDL.
Project mention: Show HN: FPGA design acceleration – idiomatic Python to synthesizable Verilog | news.ycombinator.com | 2026-06-27 -
ECC-SV_Generator
Tool to Generate SystemVerilog Code for Single-Error-Correction/Double-Error-Detection Modules
-
Project mention: Show HN: FPGA-SIM – interactive virtual boards to help teach Verilog | news.ycombinator.com | 2026-07-08
-
-
tapeline
A small piece of FPGA hardware that works out live price averages (moving average and VWAP) as trades come in, so the trading software doesn't have to.
NOTE:
The open source projects on this list are ordered by number of github stars.
The number of mentions indicates repo mentiontions in the last 12 Months or
since we started tracking (Dec 2020).
Python Verilog discussion
Python Verilog related posts
-
Open Hardware Ethernet Switch project, part 1
-
Use cocotb to test and verify chip designs in Python
-
Designing a Low Latency 10G Ethernet Core
-
Interactive Chess on Factorio CPU
-
Introducing CoHDL
-
How is Python used in test automation in embedded systems?
-
Use cocotb to test and verify chip designs in Python
-
A note from our sponsor - SaaSHub
www.saashub.com | 18 Jul 2026
Index
What are some of the best open-source Verilog projects in Python? This list will help you:
| # | Project | Stars |
|---|---|---|
| 1 | cocotb | 2,446 |
| 2 | openlane | 1,859 |
| 3 | fusesoc | 1,434 |
| 4 | siliconcompiler | 1,187 |
| 5 | apio | 994 |
| 6 | edalize | 778 |
| 7 | pymtl3 | 461 |
| 8 | hdl_checker | 225 |
| 9 | cocotb-bus | 79 |
| 10 | vcdvcd | 69 |
| 11 | sphinxcontrib-hdl-diagrams | 65 |
| 12 | PyChip-py-hcl | 45 |
| 13 | hwtLib | 44 |
| 14 | holoso | 28 |
| 15 | ECC-SV_Generator | 13 |
| 16 | fpga-sim | 3 |
| 17 | eda-log-file-warning-suppressor | 2 |
| 18 | tapeline | 0 |
Sponsored
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com