Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality. Learn more →
Top 14 Python Verilog Projects
-
cocotb
cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
-
openlane
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
-
WorkOS
The modern identity platform for B2B SaaS. The APIs are flexible and easy-to-use, supporting authentication, user identity, and complex enterprise features like SSO and SCIM provisioning.
-
pymtl3
Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
-
sphinxcontrib-hdl-diagrams
Sphinx Extension which generates various types of diagrams from Verilog code.
-
InfluxDB
Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
-
vcdvcd
Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
-
teroshdl-documenter-demo
This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI workflow.
-
SaaSHub
SaaSHub - Software Alternatives and Reviews. SaaSHub helps you find the best software and product alternatives
The use of cocotb and pyuvm for verification
Project mention: fusesoc VS vextproj - a user suggested alternative | libhunt.com/r/fusesoc | 2024-03-28
Project mention: Firrtl – Flexible Intermediate Representation for RTL | news.ycombinator.com | 2023-07-15
Hi everyone, If you need to build C++ (or Python) application loading gate level verilog, similar to the one at the input of FPGA PnR tools, https://github.com/xtofalex/naja-verilog is available. This parser has been designed to allow the construction on the fly of any netlist data structure. One note: if you need also a C++ netlist data structure (with Python bindings) to build netlist analysis or editing tools on top, Naja SNL: https://github.com/xtofalex/naja is also ready for use. Hope this is useful. If it is or if you face any issue, please reach to me. Feedback welcome.
Python Verilog related posts
- Designing a Low Latency 10G Ethernet Core
- Interactive Chess on Factorio CPU
- Introducing CoHDL
- How is Python used in test automation in embedded systems?
- Use cocotb to test and verify chip designs in Python
- Trying to learn and work with FPGAs
- Help understanding how this makefile works?
-
A note from our sponsor - InfluxDB
www.influxdata.com | 24 Apr 2024
Index
What are some of the best open-source Verilog projects in Python? This list will help you:
Project | Stars | |
---|---|---|
1 | cocotb | 1,599 |
2 | openlane | 1,174 |
3 | fusesoc | 1,115 |
4 | edalize | 590 |
5 | pymtl3 | 348 |
6 | hdl_checker | 182 |
7 | sphinxcontrib-hdl-diagrams | 49 |
8 | vcdvcd | 49 |
9 | cocotb-bus | 46 |
10 | naja | 41 |
11 | PyChip-py-hcl | 38 |
12 | deepsocflow | 34 |
13 | teroshdl-documenter-demo | 10 |
14 | eda-log-file-warning-suppressor | 2 |
Sponsored