SaaSHub helps you find the best software and product alternatives Learn more →
Top 14 Python Vhdl Projects
-
-
SaaSHub
SaaSHub - Software Alternatives and Reviews. SaaSHub helps you find the best software and product alternatives
-
-
-
-
PipelineC
PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
-
-
-
-
-
-
-
logidiff
A website and Python library for determining if two logical statements are equivalent. Uses VHDL syntax and logical operators.
-
NOTE:
The open source projects on this list are ordered by number of github stars.
The number of mentions indicates repo mentiontions in the last 12 Months or
since we started tracking (Dec 2020).
Python Vhdl discussion
Python Vhdl related posts
-
Open Hardware Ethernet Switch project, part 1
-
Show HN: logidiff – determine if two or more logical statements are equivalent
-
Use cocotb to test and verify chip designs in Python
-
PipelineC Example: FM Radio Demodulation (FPGA SDR)
-
Generate non-CPU FPGA circuits from a C-like language
-
Designing a Low Latency 10G Ethernet Core
-
What makes C, Verilog, Java, Python, etc. so different?
-
A note from our sponsor - SaaSHub
www.saashub.com | 19 Aug 2026
Index
What are some of the best open-source Vhdl projects in Python? This list will help you:
| # | Project | Stars |
|---|---|---|
| 1 | cocotb | 2,470 |
| 2 | fusesoc | 1,447 |
| 3 | siliconcompiler | 1,199 |
| 4 | edalize | 786 |
| 5 | PipelineC | 743 |
| 6 | vhdl-style-guide | 249 |
| 7 | hdl_checker | 226 |
| 8 | cocotb-bus | 79 |
| 9 | hwtLib | 45 |
| 10 | sphinx-vhdl | 28 |
| 11 | VHDLproc | 24 |
| 12 | FPGA_HW_SIM_FWK_2 | 24 |
| 13 | logidiff | 14 |
| 14 | eda-log-file-warning-suppressor | 2 |