Verilog_template Alternatives

Similar projects and alternatives to verilog_template

• oss-cad-suite-build

  14 671 9.0 Python verilog_template VS oss-cad-suite-build

  Multi-platform nightly builds of open source digital design and verification tools

  

• vscode-terosHDL

  3 495 9.2 JavaScript verilog_template VS vscode-terosHDL

  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

  

• InfluxDB

  www.influxdata.com featured

  Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.

  

• Raylib-CPP-Starter-Template-for-VSCODE

  1 209 2.8 C++ verilog_template VS Raylib-CPP-Starter-Template-for-VSCODE

  Raylib C++ Starter Template for VSCODE

• fusesoc_template

  1 12 1.8 Python verilog_template VS fusesoc_template

  Example of how to get started with olofk/fusesoc.

• FPGA-blinky

  1 3 7.4 Makefile verilog_template VS FPGA-blinky

• fpga-docker

  2 66 0.0 Makefile verilog_template VS fpga-docker

  Tools for running FPGA vendor toolchains with Docker

• sv2v

  3 470 7.6 Haskell verilog_template VS sv2v

  SystemVerilog to Verilog conversion

• SaaSHub

  www.saashub.com featured

  SaaSHub - Software Alternatives and Reviews. SaaSHub helps you find the best software and product alternatives

  

• edalize

  4 592 7.2 Python verilog_template VS edalize

  An abstraction library for interfacing EDA tools

• golang-templates/seed

  3 437 7.9 Makefile verilog_template VS golang-templates/seed

  Go application GitHub repository template. (by golang-templates)