Fusesoc_template Alternatives

Similar projects and alternatives to fusesoc_template based on common topics and language

verilog_template

1 1 1 2.6 Makefile fusesoc_template VS verilog_template

A template for starting a Verilog project with FuseSoC integration, Icarus simulation, Verilator linting, Yosys usage report, and VS Code syntax highlighting.
SaaSHub

www.saashub.com featured

SaaSHub - Software Alternatives and Reviews. SaaSHub helps you find the best software and product alternatives
sphinxcontrib-hdl-diagrams

2 2 56 5.7 Python fusesoc_template VS sphinxcontrib-hdl-diagrams

Sphinx Extension which generates various types of diagrams from Verilog code.
RapidStream

3 2 10 0.0 Python fusesoc_template VS RapidStream

This is a personal archive. Please refer to github.com/UCLA-VAST/RapidStream
edalize

4 4 653 7.7 Python fusesoc_template VS edalize

An abstraction library for interfacing EDA tools
icicle

5 1 301 6.0 Python fusesoc_template VS icicle

32-bit RISC-V system on chip for iCE40 FPGAs (by grahamedgecombe)

NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a better fusesoc_template alternative or higher similarity.

Suggest an alternative to fusesoc_template

fusesoc_template discussion

fusesoc_template reviews and mentions

Posts with mentions or reviews of fusesoc_template. We have used some of these posts to build our list of alternatives and similar projects.

Vivado dark mode
1 project | /r/FPGA | 30 Oct 2021

I made a repo on getting started: https://github.com/E4tHam/fusesoc_template

Stats

Basic fusesoc_template repo stats

Mentions

Stars

Activity

1.8

Last Commit

over 3 years ago

The primary programming language of fusesoc_template is Python.