A template for starting a Verilog project with FuseSoC integration, Icarus simulation, Verilator linting, Yosys usage report, and VS Code syntax highlighting.
Why do you think that https://github.com/TerosTechnology/vscode-terosHDL is a good alternative to verilog_template