-
vscode-terosHDL
VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
-
verilog_template
A template for starting a Verilog project with FuseSoC integration, Icarus simulation, Verilator linting, Yosys usage report, and VS Code syntax highlighting.
-
InfluxDB
Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
-
oss-cad-suite-build
Multi-platform nightly builds of open source digital design and verification tools
I have success with iverilog linting! Here is an example project with the settings configured: https://github.com/E4tHam/verilog_template
You’ll need to install the latest iverilog version. The easiest way to do that is to install https://github.com/YosysHQ/oss-cad-suite-build