verilog_template
fpga-docker
verilog_template | fpga-docker | |
---|---|---|
1 | 2 | |
1 | 72 | |
- | - | |
2.6 | 0.0 | |
over 1 year ago | over 1 year ago | |
Makefile | Makefile | |
- | - |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
verilog_template
-
(System)Verilog Linting in VSCode?
I have success with iverilog linting! Here is an example project with the settings configured: https://github.com/E4tHam/verilog_template
fpga-docker
- Anyone try Docker desktop with FPGA tools env setup?
-
Recommended CAD tools
This may not be what you are looking for, but instead of fiddling with installation on Ubuntu, I tried the fpga-docker, and it seems to work fine. Actually, because I decided to use Podman instead of Docker, I had to tinker a bit with file/directory permissions for the "home" directory that is created on the host's filesystem, but if you stick with Docker it will likely work out-of-the-box. After creating the udev file(on the Ubuntu host) programming from Quartus is working fine-ish[1]. The NativeLink(or whatever it's called) between Quartus and ModelSim doesn't work for some reason, so for now I'm using ModelSim as a standalone application.
What are some alternatives?
Raylib-CPP-Starter-Template-for-VSCODE - Raylib C++ Starter Template for VSCODE
hdmi - Send video/audio over HDMI on an FPGA
FPGA-blinky
BrianHG-DDR3-Controller - DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow video controller with alpha-blended layers. Docs & TBs included.
oss-cad-suite-build - Multi-platform nightly builds of open source digital design and verification tools
podman - Podman: A tool for managing OCI containers and pods.
vscode-terosHDL - VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
edalize - An abstraction library for interfacing EDA tools
fusesoc_template - Example of how to get started with olofk/fusesoc.
neorv32-setups - 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
sv2v - SystemVerilog to Verilog conversion
golang-templates/seed - Go application GitHub repository template.