Compiling Code into Silicon

• freepdk-45nm

  1 108 10.0 Verilog

  ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen

  

Pretty neat, a python tool that converts Verilog to an IC layout so that you can make your own custom SOC (assuming you have a substantial budget to pay for fab).

Since it's not clearly stated on the front page, I had to go digging to figure out what processes it supports. Looks like FreePDK45, which is "an open-source generic process design kit (PDK) (i.e., does not correspond to any real process and cannot be fabricated)" [0], ASAP7 "Warning Work in progress (not ready for use)" [1] and Skywater130 which "As of May 2020, this repository is targeting the SKY130 process node. If the SKY130 process node release is successful then in the future more advanced technology nodes may become available." [2] The floorplanner supports their ZeroSOC [3] which I guess is based on TitanSOC [4]

If this sounds negative, it's not, I just couldn't figure out what processes this was intended for without digging. ASAP7 is Arm and NCSU, and Skywater130 is Skywater and Google.

[0] https://github.com/mflowgen/freepdk-45nm

• skywater-pdk

  27 2,830 2.3 Python

  Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

  

• WorkOS

  workos.com sponsored

  The modern identity platform for B2B SaaS. The APIs are flexible and easy-to-use, supporting authentication, user identity, and complex enterprise features like SSO and SCIM provisioning.

  

• zerosoc

  2 49 7.2 SystemVerilog

  Demo SoC for SiliconCompiler.

  

• opentitan

  14 2,349 10.0 SystemVerilog

  OpenTitan: Open source silicon root of trust

  

• gssi

  1 3 10.0 TeX

  Stuff I worked on while at GSSI (L'Aquila, Italy)

Personally I have fond memories of MyHDL [0], which may be seen as another "code-to-silicon" converter (or at least as the first step of a code-to-silicon workflow). I used it only briefly, and on a school project that had surprisingly little to do with actual hardware design [1], but it really felt "Pythonic" in the best possible way.

[0]: https://www.myhdl.org/

[1]: https://github.com/lou1306/gssi/tree/master/2pc

• myhdl

  15 1,002 5.1 Python

  The MyHDL development repository

  

Personally I have fond memories of MyHDL [0], which may be seen as another "code-to-silicon" converter (or at least as the first step of a code-to-silicon workflow). I used it only briefly, and on a school project that had surprisingly little to do with actual hardware design [1], but it really felt "Pythonic" in the best possible way.

[0]: https://www.myhdl.org/

[1]: https://github.com/lou1306/gssi/tree/master/2pc

• Verilog.jl

  2 46 0.0 Julia

  Verilog for Julia

  

It doesn't have to be. I once made a julia->verilog transpiler that even recompiled your julia functions with verilator, so you could verify that the code was correct.

https://github.com/interplanetary-robot/Verilog.jl

Of course, gaining traction on something like this is tricky.

I actually think Erlang/BEAM would be a great choice for making EDA tools, because it has concurrent execution model that you could probably very easily make play nice in rudimentary simulations of circuits that have triggers (`always @` sort of stuff.

• InfluxDB

  www.influxdata.com sponsored

  Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.

  

• edalize

  4 590 7.3 Python

  An abstraction library for interfacing EDA tools

This reminds me very much of edalize[1], which does something very similar.

[1]: https://github.com/olofk/edalize

• chisel

  25 3,708 9.7 Scala

  Chisel: A Modern Hardware Design Language (by chipsalliance)

  

Seems similar to the Chisel compiler for RISC-V:

https://github.com/chipsalliance/chisel3

• openlane

  12 1,174 8.6 Python

  OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.

  

Suggest a related project