riscv_verilator_model VS neorv32

Compare riscv_verilator_model vs neorv32 and see what are their differences.

riscv_verilator_model

RISCV model for Verilator/FPGA targets (by aignacio)

neorv32

:rocket: A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL. (by stnolting)
Our great sponsors
  • InfluxDB - Power Real-Time Data Analytics at Scale
  • WorkOS - The modern identity platform for B2B SaaS
  • SaaSHub - Software Alternatives and Reviews
riscv_verilator_model neorv32
2 77
40 1,423
- -
0.0 9.9
over 4 years ago 2 days ago
C C
Apache License 2.0 BSD 3-clause "New" or "Revised" License
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

riscv_verilator_model

Posts with mentions or reviews of riscv_verilator_model. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2021-08-29.

neorv32

Posts with mentions or reviews of neorv32. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2023-03-08.

What are some alternatives?

When comparing riscv_verilator_model and neorv32 you can also consider the following projects:

serv - SERV - The SErial RISC-V CPU

VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation

gdb-stub - gdb-proxy implementation for bonfire

linux-on-litex-vexriscv - Linux on LiteX-VexRiscv

picoMIPS - picoMIPS processor doing affine transformation

upduino-projects - Various VHDL projects I've worked on for the Upduino v2.0 and v3.0

chipyard - An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

lxp32-cpu - A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set

fpga-zynq - Support for Rocket Chip on Zynq FPGAs

linux-on-litex-rocket - Run 64-bit Linux on LiteX + RocketChip