Neorv32 Alternatives

Similar projects and alternatives to neorv32

• ContactDiscoveryService

  70 270 0.0 C neorv32 VS ContactDiscoveryService

  

• wb2axip

  51 431 3.1 Verilog neorv32 VS wb2axip

  Bus bridges and other odds and ends

• WorkOS

  workos.com

  sponsored

  The modern identity platform for B2B SaaS. The APIs are flexible and easy-to-use, supporting authentication, user identity, and complex enterprise features like SSO and SCIM provisioning.

  

• VexRiscv

  21 2,244 7.6 Assembly neorv32 VS VexRiscv

  A FPGA friendly 32 bit RISC-V CPU implementation

  

• litex

  29 2,672 9.7 C neorv32 VS litex

  Build your hardware, easily!

• linux-on-litex-vexriscv

  13 535 5.4 Python neorv32 VS linux-on-litex-vexriscv

  Linux on LiteX-VexRiscv

  

• serv

  19 1,234 7.7 Verilog neorv32 VS serv

  SERV - The SErial RISC-V CPU

• ibex

  20 1,235 8.5 SystemVerilog neorv32 VS ibex

  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

  

• InfluxDB

  www.influxdata.com

  sponsored

  Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.

  

• picorv32

  15 2,763 2.8 Verilog neorv32 VS picorv32

  PicoRV32 - A Size-Optimized RISC-V CPU

  

• fusesoc

  12 1,112 7.6 Python neorv32 VS fusesoc

  Package manager and build abstraction tool for FPGA/ASIC development

• cva6

  10 2,067 9.7 Assembly neorv32 VS cva6

  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

  

• autofpga

  9 156 4.3 C++ neorv32 VS autofpga

  A utility for Composing FPGA designs from Peripherals

• riscv-asm-manual

  8 1,343 5.1 neorv32 VS riscv-asm-manual

  RISC-V Assembly Programmer's Manual

  

• riscv-arch-test

  8 459 8.1 Assembly neorv32 VS riscv-arch-test

  

• sail-riscv

  8 383 7.7 Coq neorv32 VS sail-riscv

  Sail RISC-V model

  

• picoMIPS

  1 3 0.0 SystemVerilog neorv32 VS picoMIPS

  picoMIPS processor doing affine transformation

• Rudi-RV32I

  7 106 0.0 VHDL neorv32 VS Rudi-RV32I

  A rudimental RISCV CPU supporting RV32I instructions, in VHDL

• upduino-projects

  3 6 0.0 VHDL neorv32 VS upduino-projects

  Various VHDL projects I've worked on for the Upduino v2.0 and v3.0

• vivado-risc-v

  6 729 7.5 Tcl neorv32 VS vivado-risc-v

  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro

• 400hz-Driver

  6 1 3.8 C neorv32 VS 400hz-Driver

  A lazly built circuit for driving LED xmass lights at 400hz to reduce flicker.

• chipyard

  5 1,411 9.7 C neorv32 VS chipyard

  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

  

• SaaSHub

  www.saashub.com

  sponsored

  SaaSHub - Software Alternatives and Reviews. SaaSHub helps you find the best software and product alternatives