Ingest, store, & analyze all types of time series data in a fully-managed, purpose-built database. Keep data forever with low-cost storage and superior data compression. Learn more →
Similar projects and alternatives to neorv32
A FPGA friendly 32 bit RISC-V CPU implementation
Linux on LiteX-VexRiscv
Access the most powerful time series database as a service. Ingest, store, & analyze all types of time series data in a fully-managed, purpose-built database. Keep data forever with low-cost storage and superior data compression.
picoMIPS processor doing affine transformation
Various VHDL projects I've worked on for the Upduino v2.0 and v3.0
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
Support for Rocket Chip on Zynq FPGAs
Bus bridges and other odds and ends
Clean code begins in your IDE with SonarLint. Up your coding game and discover issues early. SonarLint is a free plugin that helps you find & fix bugs and security issues from the moment you start writing code. Install from your favorite IDE marketplace today.
Run 64-bit Linux on LiteX + RocketChip
Build your hardware, easily!
SERV - The SErial RISC-V CPU
PicoRV32 - A Size-Optimized RISC-V CPU
Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
A rudimental RISCV CPU supporting RV32I instructions, in VHDL
📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
RISC-V Assembly Programmer's Manual
Package manager and build abstraction tool for FPGA/ASIC development
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
A Linux-capable RISC-V multicore for and by the world
SaaSHub - Software Alternatives and Reviews. SaaSHub helps you find the best software and product alternatives
neorv32 reviews and mentions
Recommendations for RISC-V on FPGA
7 projects | reddit.com/r/FPGA | 8 Mar 2023
How about NEORV32?
SUGGEST AN OPEN SOURCE RISC-V CORE DESIGNED IN VERILOG
3 projects | reddit.com/r/RISCV | 26 Nov 2022
GitHub - stnolting/neorv32: 🖥️ A tiny, customizable and highly extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL. this one is good but is written in VHDL though
Anyone want to share some embedded projects they have done?
9 projects | reddit.com/r/embedded | 15 Jul 2022
Maybe not a classic (whatever that means...) project, but I am working (together with others) on a RISC-V microcontroller for FPGAs: https://github.com/stnolting/neorv32
Mapping compressed 'C' instructions to their 32b counterparts.
3 projects | reddit.com/r/RISCV | 30 Jun 2022
Uploading software program to a custom processor design on a Nexys A7
2 projects | reddit.com/r/FPGA | 29 Jun 2022
A tiny and open-source (BSD) RISC-V SoC for (all!) FPGAs
2 projects | reddit.com/r/FPGA | 30 May 2022
Looking for help with RISC-V softcore and VHDL
3 projects | reddit.com/r/FPGA | 20 Apr 2022
Risc-v rv32i softcore processor for Zybo-z7-10
4 projects | reddit.com/r/FPGA | 14 Apr 2022
How about the NEORV32?
RISC-V Verilog tutorials
2 projects | reddit.com/r/RISCV | 28 Feb 2022
This VHDL RISC-V SoC has a lot of documentation: https://github.com/stnolting/neorv32
How to verify Embench Benchmark in a RISC-V core?
2 projects | reddit.com/r/RISCV | 14 Feb 2022
I am not sure about Embench, but you could start with "porting" CoreMark as there are several implementations out there (like this one).
A note from our sponsor - InfluxDB
www.influxdata.com | 22 Mar 2023
stnolting/neorv32 is an open source project licensed under BSD 3-clause "New" or "Revised" License which is an OSI approved license.