neorv32
Rudi-RV32I
| neorv32 | Rudi-RV32I | |
|---|---|---|
| 77 | 7 | |
| 1,423 | 106 | |
| - | - | |
| 9.9 | 0.0 | |
| 7 days ago | over 3 years ago | |
| C | VHDL | |
| BSD 3-clause "New" or "Revised" License | MIT License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
neorv32
- An example of how to add the A ISA extension's LR/SC operations into an open-source architecture
- NEORV32 - A tiny, customizable and highly extensible MCU-class 32-bit RISC-V microcontroller-like SoC written in platform-independent VHDL
-
Recommendations for RISC-V on FPGA
How about NEORV32?
-
SUGGEST AN OPEN SOURCE RISC-V CORE DESIGNED IN VERILOG
GitHub - stnolting/neorv32: 🖥️ A tiny, customizable and highly extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL. this one is good but is written in VHDL though
-
RISCV CPU using PL on Pynq Z2 Development Board
NEORV32 is an open source soft core and very well documented. I would recommend you to take a look at it and play around a bit. And it is certainly possible to have a soft core running on only the PL side without PS interference.
- A tiny 1-Wire controller for FPGAs (in VHDL)
-
Anyone want to share some embedded projects they have done?
Maybe not a classic (whatever that means...) project, but I am working (together with others) on a RISC-V microcontroller for FPGAs: https://github.com/stnolting/neorv32
Rudi-RV32I
- Input Output For a custom CPU
- Requesting an existing Design Specification Sheet for a Single Cycle RISC-V processor design
- IMPLEMENTING RISC-V BASED PROCESSOR
- GUIDANCE NEEDED
- Running Hello World on a bare-metal RISC-V FPGA
- Nand2Tetris: can anyone give me a deeper insight about the ALU chip?
-
CPU DESIGN
Here was my first attempt at a RV32I design, https://github.com/hamsternz/Rudi-RV32I
What are some alternatives?
VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation
linux-on-litex-vexriscv - Linux on LiteX-VexRiscv
wb2axip - Bus bridges and other odds and ends
picoMIPS - picoMIPS processor doing affine transformation
vivado-risc-v - Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
upduino-projects - Various VHDL projects I've worked on for the Upduino v2.0 and v3.0
nybbleForth - Stack machine with 4-bit instructions
chipyard - An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
sdspi - SD-Card controller, using either SPI, SDIO, or eMMC interfaces
lxp32-cpu - A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
autofpga - A utility for Composing FPGA designs from Peripherals