fusesoc
vcdvcd
| fusesoc | vcdvcd | |
|---|---|---|
| 12 | 1 | |
| 1,119 | 49 | |
| - | - | |
| 7.3 | 5.9 | |
| 7 days ago | 3 months ago | |
| Python | Python | |
| BSD 2-clause "Simplified" License | GNU General Public License v3.0 or later |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
fusesoc
-
fusesoc VS vextproj - a user suggested alternative
2 projects | 28 Mar 2024
-
Introduction to FPGAs
Check out https://github.com/olofk/fusesoc. It gives you a command line build flow that can drive Vivado (along with many other eda tools via edalize https://github.com/olofk/edalize) without having to touch the GUI (though you might want it for programming the board, though FuseSoC can do that too).
-
CI/CD for FPGA builds
Check out FuseSoC: https://github.com/olofk/fusesoc it can run Vivado builds for you (as well as many other tools). It may be less work to get FuseSoC setup then work out a CLI Vivado batch flow from scratch.
-
Besides misterFPGA what else can I play with on a DE10-nano?
Also, the FuseSOC and LiteX projects both support the DE10 nano, and can be used to roll your own custom SOCs with RISC-V or OpenRISC cores.
-
Why isn't all verification work done in Python
Integration with the dependency and build tool I use (FuseSoc) is clumsy.
-
Using Python with Vivado Projects
The "fusesoc" project may be of interest to you.
-
Any recommendations for an RTL "standard library"?
FuseSoC is an RTL package manager. It will automatically download the latest versions of required components when you build. It also comes with a bunch of great options for components here:
-
What should a modern IP library look like?
Have to correct this slightly: I just heard of my first HDL package manager in this thread. FuseSOC: https://github.com/olofk/fusesoc - Thanks u/gac_cag!
- Olof Kindgren on LinkedIn: We have a new world record! 6000 RISC-V cores in a single chip!
- Industry development process?
vcdvcd
-
Running CLI packages
I want to run this package from Spyder IDE (or Jupyter Notebook) on my Anaconda installation. I can install the package from PyPI just fine. However, from the documentation it is designed to be run from CLI. So, when given the command "vcdcat x.vcd" it should dump the contents to the command line. I tried writing this command in Anaconda prompt
What are some alternatives?
litex - Build your hardware, easily!
hdl_checker - Repurposing existing HDL tools to help writing better code
edalize - An abstraction library for interfacing EDA tools
cocotb-bus - Pre-packaged testbenching tools and reusable bus interfaces for cocotb
opentitan - OpenTitan: Open source silicon root of trust
PlatformIO - Your Gateway to Embedded Software Development Excellence :alien:
cocotb - cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
teroshdl-documenter-demo - This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI workflow.
pymtl3 - Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
rocket-chip - Rocket Chip Generator
axi - AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication