Our great sponsors
Package manager and build abstraction tool for FPGA/ASIC development
Check out FuseSoC: https://github.com/olofk/fusesoc it can run Vivado builds for you (as well as many other tools). It may be less work to get FuseSoC setup then work out a CLI Vivado batch flow from scratch.
tcl scripts used to build or generate vivado projects automatically
Write Clean Python Code. Always.. Sonar helps you commit clean code every time. With over 225 unique rules to find Python bugs, code smells & vulnerabilities, Sonar finds the issues while you focus on the work.
VHDL 2008/93/87 simulator
I'm using GHDL which doesn't have a complicated licensing scheme. ;)
Simplified Command Line Interface to Xilinx's Vivado IDE
I happened to come across this project yesterday which is a wrapper around the Vivado TCL scripts to provide a simpified CLI for use in build scripts etc.
FPGA development board for beginners programmable w/ floss toolchain
4 projects | reddit.com/r/FPGA | 31 Dec 2020
Introduction to FPGAs
9 projects | news.ycombinator.com | 6 Feb 2023
Besides misterFPGA what else can I play with on a DE10-nano?
6 projects | reddit.com/r/FPGA | 4 Feb 2022
Why isn't all verification work done in Python
1 project | reddit.com/r/FPGA | 19 Jan 2022
Using Python with Vivado Projects
1 project | reddit.com/r/FPGA | 3 Dec 2021