Sonar helps you commit clean code every time. With over 225 unique rules to find Python bugs, code smells & vulnerabilities, Sonar finds the issues while you focus on the work. Learn more →
Fusesoc Alternatives
Similar projects and alternatives to fusesoc
-
-
-
InfluxDB
Access the most powerful time series database as a service. Ingest, store, & analyze all types of time series data in a fully-managed, purpose-built database. Keep data forever with low-cost storage and superior data compression.
-
-
cocotb
cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
-
-
viv-prj-gen
tcl scripts used to build or generate vivado projects automatically
-
-
Sonar
Write Clean Python Code. Always.. Sonar helps you commit clean code every time. With over 225 unique rules to find Python bugs, code smells & vulnerabilities, Sonar finds the issues while you focus on the work.
-
-
axi
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
-
-
-
-
neorv32
🖥️ A tiny, customizable and highly extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
-
-
-
-
satcat5
SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.
-
Free-Range-VHDL-book
Latex source files of the open-source book FREE RANGE VHDL
-
-
blinky
Example LED blinking project for your FPGA dev board of choice (by fusesoc)
-
SaaSHub
SaaSHub - Software Alternatives and Reviews. SaaSHub helps you find the best software and product alternatives
fusesoc reviews and mentions
-
Introduction to FPGAs
Check out https://github.com/olofk/fusesoc. It gives you a command line build flow that can drive Vivado (along with many other eda tools via edalize https://github.com/olofk/edalize) without having to touch the GUI (though you might want it for programming the board, though FuseSoC can do that too).
-
CI/CD for FPGA builds
Check out FuseSoC: https://github.com/olofk/fusesoc it can run Vivado builds for you (as well as many other tools). It may be less work to get FuseSoC setup then work out a CLI Vivado batch flow from scratch.
-
Besides misterFPGA what else can I play with on a DE10-nano?
Also, the FuseSOC and LiteX projects both support the DE10 nano, and can be used to roll your own custom SOCs with RISC-V or OpenRISC cores.
-
Any recommendations for an RTL "standard library"?
FuseSoC is an RTL package manager. It will automatically download the latest versions of required components when you build. It also comes with a bunch of great options for components here:
-
What should a modern IP library look like?
Are you aware of FuseSoC: https://github.com/olofk/fusesoc? It's a build system for HDL that uses edalize so it can target many different tools.
Have to correct this slightly: I just heard of my first HDL package manager in this thread. FuseSOC: https://github.com/olofk/fusesoc - Thanks u/gac_cag!
- Olof Kindgren on LinkedIn: We have a new world record! 6000 RISC-V cores in a single chip!
- Industry development process?
-
FPGA development board for beginners programmable w/ floss toolchain
I'd recommend looking at fusesoc to automate flows: https://github.com/olofk/fusesoc
-
A note from our sponsor - Sonar
www.sonarsource.com | 23 Mar 2023
Stats
olofk/fusesoc is an open source project licensed under BSD 2-clause "Simplified" License which is an OSI approved license.