friscv
scr1
| friscv | scr1 | |
|---|---|---|
| 1 | 2 | |
| 15 | 776 | |
| - | 1.4% | |
| 7.7 | 3.0 | |
| 15 days ago | about 1 month ago | |
| Coq | SystemVerilog | |
| MIT License | GNU General Public License v3.0 or later |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
friscv
scr1
-
Looking for a suitable open-source RISC-V for an embedded project
Would this be suitable? https://github.com/syntacore/scr1 I haven't used it, but I saw it in Riscduino project which continues to appear in Open MPWs.
- Mikron MIK32 – Made in Russia 32-bit RISC-V MCU... for about $6
What are some alternatives?
darkriscv - opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
riscv-simple-sv - A simple RISC V core for teaching
ravenoc - RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
FPGA-Video-Processing - Realtime video processing w/ Gaussian + Sobel Filters targeting Artix-7 FPGA
cheshire - A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
Cores-VeeR-EL2 - VeeR EL2 Core
rp32 - RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).
clic - RISC-V fast interrupt controller
Cores-VeeR-EH1 - VeeR EH1 core
VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation
cv32e40p - CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
ibex - Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.