de10-nano
fusesoc
de10-nano | fusesoc | |
---|---|---|
14 | 12 | |
169 | 1,119 | |
- | - | |
3.3 | 7.3 | |
about 1 month ago | 7 days ago | |
Shell | Python | |
Apache License 2.0 | BSD 2-clause "Simplified" License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
de10-nano
-
How to access GPIO from HPS?
All signals are by default internal in qsys if you don't explicitly export them. So, if you want something out of the FPGA e.g. GPIO/LED you must export them. The column named export in qsys makes the signals appear in input/output ports of the module instance so that you can put them in top module i/o and assign pin locations using assignment editor. Partially explained here: https://github.com/zangman/de10-nano/blob/eef52965cba1386c441b738010e149589b8a0ed5/docs/Simple-Hardware-Adder_-Wiring-the-components.md
-
More learning material on DE10 Nano SoC+FPGA
The Absolute Beginner's guide to DE10NANO (https://github.com/zangman/de10-nano/wiki for those who don't know) does have all the information you need for the fpga side.
-
Fpga hps communication
what kind of help do you need? Given the wording, I guess you are talking about intel FPGAs. In that case, this is a nice guide even if you don't have that specific board: https://github.com/zangman/de10-nano/wiki
- Besides misterFPGA what else can I play with on a DE10-nano?
- For anyone interested in building customized embedded OS components from the ground up on modern System on Chips with FPGAs in them (e.g. Xilinx Zynq SoC), this video may be useful.
-
Please draw a dragon on the box
Anyways, feel free to just download and use the debian and archlinux images, perhaps you may still find them useful :).
- To Xilinx or not to Xilinx?
- On site training for SoC
-
Programming a blinking LED
Btw - just noticed you're using the de10-nano. In case you want to learn more about the SoC side of things, I have an absolute beginner's guide here - https://github.com/zangman/de10-nano/wiki. It walks you through the steps to building your own linux OS and writing your first HPS to FPGA project.
-
DE10-Nano - Step by step tutorial for beginners to SoC design and development
About a year ago, I published my wiki on the "Absolute beginner's guide to DE10-Nano". Here is the reddit post I made back then detailing all the topics covered (Build your own Debian OS, setting up dev environment etc).
fusesoc
-
fusesoc VS vextproj - a user suggested alternative
2 projects | 28 Mar 2024
-
Introduction to FPGAs
Check out https://github.com/olofk/fusesoc. It gives you a command line build flow that can drive Vivado (along with many other eda tools via edalize https://github.com/olofk/edalize) without having to touch the GUI (though you might want it for programming the board, though FuseSoC can do that too).
-
CI/CD for FPGA builds
Check out FuseSoC: https://github.com/olofk/fusesoc it can run Vivado builds for you (as well as many other tools). It may be less work to get FuseSoC setup then work out a CLI Vivado batch flow from scratch.
-
Besides misterFPGA what else can I play with on a DE10-nano?
Also, the FuseSOC and LiteX projects both support the DE10 nano, and can be used to roll your own custom SOCs with RISC-V or OpenRISC cores.
-
Why isn't all verification work done in Python
Integration with the dependency and build tool I use (FuseSoc) is clumsy.
-
Using Python with Vivado Projects
The "fusesoc" project may be of interest to you.
-
Any recommendations for an RTL "standard library"?
FuseSoC is an RTL package manager. It will automatically download the latest versions of required components when you build. It also comes with a bunch of great options for components here:
-
What should a modern IP library look like?
Have to correct this slightly: I just heard of my first HDL package manager in this thread. FuseSOC: https://github.com/olofk/fusesoc - Thanks u/gac_cag!
- Olof Kindgren on LinkedIn: We have a new world record! 6000 RISC-V cores in a single chip!
- Industry development process?
What are some alternatives?
Main_MiSTer - Main MiSTer binary and Wiki
litex - Build your hardware, easily!
edalize - An abstraction library for interfacing EDA tools
terasic-de10-nano-kit - Code samples for the DE10-Nano Developer Kit
opentitan - OpenTitan: Open source silicon root of trust
blinky - Example LED blinking project for your FPGA dev board of choice
cocotb - cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
neorv32-examples - Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.
teroshdl-documenter-demo - This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI workflow.
MOnSieurFPGA-Packages - MOnSieurFPGA Distribution Packages
rocket-chip - Rocket Chip Generator