scr1 VS FPGA-Video-Processing

Compare scr1 vs FPGA-Video-Processing and see what are their differences.

scr1

SCR1 is a high-quality open-source RISC-V MCU core in Verilog (by syntacore)

FPGA-Video-Processing

Realtime video processing w/ Gaussian + Sobel Filters targeting Artix-7 FPGA (by georgeyhere)
InfluxDB - Power Real-Time Data Analytics at Scale
Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
www.influxdata.com
featured
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com
featured
scr1 FPGA-Video-Processing
2 1
776 21
1.4% -
3.0 0.0
26 days ago over 2 years ago
SystemVerilog SystemVerilog
GNU General Public License v3.0 or later -
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

scr1

Posts with mentions or reviews of scr1. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2022-07-04.

FPGA-Video-Processing

Posts with mentions or reviews of FPGA-Video-Processing. We have used some of these posts to build our list of alternatives and similar projects.

What are some alternatives?

When comparing scr1 and FPGA-Video-Processing you can also consider the following projects:

riscv-simple-sv - A simple RISC V core for teaching

projf-explore - Project F brings FPGAs to life with exciting open-source designs you can build on.

friscv - RISCV CPU implementation in SystemVerilog

KinnowCPU - CPU implementing the Limn2600 architecture.

Cores-VeeR-EL2 - VeeR EL2 Core

deepsocflow - An Open Workflow to Build Custom SoCs and run Deep Models at the Edge

clic - RISC-V fast interrupt controller

libsv - An open source, parameterized SystemVerilog digital hardware IP library

VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation

ulm-on-ice - ULM (Ulm Lecture Machine) on ice40

ibex - Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.