verilator
sphinxcontrib-hdl-diagrams
| verilator | sphinxcontrib-hdl-diagrams | |
|---|---|---|
| 15 | 2 | |
| 3,675 | 65 | |
| 2.8% | - | |
| 9.9 | 5.7 | |
| 2 days ago | over 2 years ago | |
| SystemVerilog | Python | |
| GNU General Public License v3.0 or later | Apache License 2.0 |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
verilator
- Verilator: Open-source SystemVerilog simulator and lint system
- Verilator open-source SystemVerilog simulator
-
Tiny Tapeout VGA Playground
This looks really cool!
A nitpick: the Verilog simulation seems to be handled by the open-source Verilator projct, which is packaged as a binary WASM blob without any acknowledgement or source code. I don't think that's compliant with either of the licenses under which Verilator is distributed (LGPL-3.0 or Artistic License).
https://github.com/verilator/verilator
- Verilator: Open-Source SystemVerilog simulator and lint system
-
What's new for RISC-V in LLVM 17
You may want to check out Verilator:
https://verilator.org/
- How to run & simulate system verilog files on VScode?
-
Choosing a Verification Methodology
relevant issue
-
Designing Billions of Circuits with Code
One notable exception is Verilator which is growing fast and competes welll with commercial Verilog simulators (https://github.com/verilator/verilator)
-
Error when running cocotb using cocotb-test
It is 4.106, check https://github.com/verilator/verilator/issues/2778 for more details.
-
Verilator: Suggestions for verification framework?
Yeah, there is currently a bug and only one specific version of verilator works with cocotb (4.106). Hopefully it will be fixed soon. Go make noise here: https://github.com/verilator/verilator/issues/2778.
sphinxcontrib-hdl-diagrams
-
Is there any software I can use to transform state machines in VHDL into drawings?
Well, you can convert VHDL into Verilog using Icarus Verilog, and then you can draw a logic gate diagram (.svg file) to visualize your code using this: https://github.com/SymbiFlow/sphinxcontrib-hdl-diagrams
- Systemverilog / verilog functional editor not like vivado
What are some alternatives?
cocotb - cocotb: Python-based chip (RTL) verification
cocotb-bus - Pre-packaged testbenching tools and reusable bus interfaces for cocotb
wavedrom - :ocean: Digital timing diagram rendering engine
sphinx-tabs - Tabbed views for Sphinx
Surelog - SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
sphinx-readme - Generate Beautiful reStructuredText README.rst for GitHub, PyPi, GitLab, BitBucket