Are you a developer or a data analyst? Share your thoughts about your coding tools in our short survey and get a chance to win prizes! Learn more →
C++ verilog-simulator Projects
-
This looks really cool!
A nitpick: the Verilog simulation seems to be handled by the open-source Verilator projct, which is packaged as a binary WASM blob without any acknowledgement or source code. I don't think that's compliant with either of the licenses under which Verilator is distributed (LGPL-3.0 or Artistic License).
https://github.com/verilator/verilator
-
JetBrains
Tell us how you use coding tools. You may win a prize! Are you a developer or a data analyst? Share your thoughts about your coding tools in our short survey and get a chance to win prizes!
NOTE:
The open source projects on this list are ordered by number of github stars.
The number of mentions indicates repo mentiontions in the last 12 Months or
since we started tracking (Dec 2020).
C++ verilog-simulator discussion
C++ verilog-simulator related posts
-
Tiny Tapeout VGA Playground
-
Verilator: Open-Source SystemVerilog simulator and lint system
-
What's new for RISC-V in LLVM 17
-
How to run & simulate system verilog files on VScode?
-
Choosing a Verification Methodology
-
Designing Billions of Circuits with Code
-
Verilator: Suggestions for verification framework?
-
A note from our sponsor - JetBrains
surveys.jetbrains.com | 1 Sep 2025
Index
# | Project | Stars |
---|---|---|
1 | verilator | 3,047 |