spu32 VS RISCV

Compare spu32 vs RISCV and see what are their differences.

spu32

Small Processing Unit 32: A compact RV32I CPU written in Verilog (by maikmerten)
risc-v risc-processor Fpga Verilog system-on-chip ice40 Rv32i icestorm
Source Code
Suggest alternative
Edit details

RISCV

A Pipelined RISC-V RV32I Core in Verilog [Moved to: https://github.com/georgeyhere/Toast-RV32i] (by georgeyhere)
risc-v Verilog Fpga

DISCONTINUED

Suggest alternative
Edit details
WorkOS
Our great sponsors
  • WorkOS - The modern identity platform for B2B SaaS
  • InfluxDB - Power Real-Time Data Analytics at Scale
  • SaaSHub - Software Alternatives and Reviews
Our great sponsors
spu32 RISCV
1 1
60 11
- -
0.0 8.8
almost 2 years ago over 2 years ago
C C
MIT License -
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

spu32

Posts with mentions or reviews of spu32. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2021-05-10.
  • Designing instruction decoder
    2 projects | /r/FPGA | 10 May 2021
    You asked for "elegant and simple". Disregarding your request, here's how I decode RISC-V: https://github.com/maikmerten/spu32/blob/master/cpu/decoder.v

RISCV

Posts with mentions or reviews of RISCV. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2021-06-22.
  • Novice needs help with RISC-V toolchain
    2 projects | /r/RISCV | 22 Jun 2021
    To this end, I wrote a testbench that encodes instructions and places them into a text file using SV structs. Is there any tool that can decode the output to Assembly instructions to check that the testbench is working? Or even better, is there some way to generate hex/binary code from Assembly? I have manually converted some instructions to binary and am reasonably sure the code works but am not 100% sure.

What are some alternatives?

When comparing spu32 and RISCV you can also consider the following projects:

shecc - A self-hosting and educational C optimizing compiler

bronzebeard - Minimal assembler and ecosystem for bare-metal RISC-V development

quasiSoC - No-MMU Linux capable RISC-V SoC designed to be useful.

NyuziProcessor - GPGPU microprocessor architecture

Toast-RV32i - Pipelined RISC-V RV32I Core in Verilog

openwifi - open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software

esp - Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy

cariboulite - CaribouLite turns any 40-pin Raspberry-Pi into a Tx/Rx 6GHz SDR

darkriscv - opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

SAP1 - RTL Implementation of Malvino's SAP1. I was inspired to do this after seeing Ben Eater's Breadboard implementation

spu32 vs shecc RISCV vs bronzebeard spu32 vs quasiSoC RISCV vs NyuziProcessor spu32 vs Toast-RV32i RISCV vs openwifi spu32 vs esp RISCV vs quasiSoC spu32 vs cariboulite RISCV vs Toast-RV32i spu32 vs darkriscv spu32 vs SAP1