jtag_uart_example
friscv
| jtag_uart_example | friscv | |
|---|---|---|
| 1 | 1 | |
| 16 | 15 | |
| - | - | |
| 0.0 | 7.7 | |
| almost 3 years ago | 9 days ago | |
| Verilog | Coq | |
| The Unlicense | MIT License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
jtag_uart_example
-
Need help learning how to use risc-v toolchain
Here is one such example.
friscv
What are some alternatives?
darkriscv - opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
ravenoc - RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
scr1 - SCR1 is a high-quality open-source RISC-V MCU core in Verilog
cheshire - A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
rp32 - RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).
Cores-VeeR-EH1 - VeeR EH1 core
cv32e40p - CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
airisc_core_complex - Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.
fpga_riscv_cpu - fpga verilog risc-v rv32i cpu
riscv - RISC-V CPU Core (RV32IM)