jtag_uart_example

Mini CPU design with JTAG UART support (by tomverbeure)
Add to my DEV experience Suggest topics
Source Code
Suggest alternative
Edit details
Power Real-Time Data Analytics at Scale
Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
www.influxdata.com
Sponsored

Jtag_uart_example Alternatives

Similar projects and alternatives to jtag_uart_example

  • friscv

    1 jtag_uart_example VS friscv

    RISCV CPU implementation in SystemVerilog

  • WorkOS

    The modern identity platform for B2B SaaS. The APIs are flexible and easy-to-use, supporting authentication, user identity, and complex enterprise features like SSO and SCIM provisioning.

    WorkOS logo
NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a better jtag_uart_example alternative or higher similarity.
Suggest an alternative to jtag_uart_example

jtag_uart_example reviews and mentions

Posts with mentions or reviews of jtag_uart_example. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2021-06-22.

Stats

Basic jtag_uart_example repo stats
1
16
0.0
almost 3 years ago

tomverbeure/jtag_uart_example is an open source project licensed under The Unlicense which is not an OSI approved license.

The primary programming language of jtag_uart_example is Verilog.


Sponsored
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com