gf180mcu-pdk VS open-register-design-tool

Compare gf180mcu-pdk vs open-register-design-tool and see what are their differences.

gf180mcu-pdk

PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU). (by google)

open-register-design-tool

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input (by Juniper)
InfluxDB - Power Real-Time Data Analytics at Scale
Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
www.influxdata.com
featured
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com
featured
gf180mcu-pdk open-register-design-tool
2 2
338 182
1.5% 1.6%
2.8 5.3
11 months ago 9 months ago
Makefile Verilog
Apache License 2.0 Apache License 2.0
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

gf180mcu-pdk

Posts with mentions or reviews of gf180mcu-pdk. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2022-09-03.

open-register-design-tool

Posts with mentions or reviews of open-register-design-tool. We have used some of these posts to build our list of alternatives and similar projects.
  • Thoughts about SystemRDL ?
    1 project | /r/FPGA | 8 Mar 2021
    I have used this compiler (https://github.com/Juniper/open-register-design-tool/wiki/Running-Ordt) to generate a Python model to access registers (I use Python on embedded Linux to read/write registers over SPI to the device).
  • Auto Generate Header Files
    1 project | /r/FPGA | 28 Jan 2021

What are some alternatives?

When comparing gf180mcu-pdk and open-register-design-tool you can also consider the following projects:

rggen - Code generation tool for control and status registers

chipignite-resources

livehd - Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

sky90fd-pdk

PeakRDL-html - Generate address space documentation HTML from compiled SystemRDL input

openlane - OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.

OpenTimer - A High-performance Timing Analysis Tool for VLSI Systems

skywater-pdk - Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

biriscv - 32-bit Superscalar RISC-V CPU

axi - AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication