open-register-design-tool
PeakRDL-html
Our great sponsors
| open-register-design-tool | PeakRDL-html | |
|---|---|---|
| 2 | 1 | |
| 181 | 43 | |
| 2.2% | - | |
| 5.3 | 5.9 | |
| 9 months ago | 5 months ago | |
| Verilog | JavaScript | |
| Apache License 2.0 | GNU General Public License v3.0 only |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
open-register-design-tool
-
Thoughts about SystemRDL ?
I have used this compiler (https://github.com/Juniper/open-register-design-tool/wiki/Running-Ordt) to generate a Python model to access registers (I use Python on embedded Linux to read/write registers over SPI to the device).
- Auto Generate Header Files
PeakRDL-html
-
PeakRDL-Regblock: A free & open source tool that generates SystemVerilog control & status registers (CSR) from SystemRDL
If you're interested register automation, be sure to check out some of my other projects: * systemrdl-compiler * Compiler front-end for the SystemRDL 2.0 language. Want to generate something yourself from SystemRDL input? No problem - use this language interpreter as your front-end. * PeakRDL-html * Generates dynamic and pretty looking HTML documentation * PeakRDL-ipxact * Import/export IP-XACT XML * PeakRDL-uvm * Generate a UVM register model * And a bunch of other random stuff under my SystemRDL GitHub project.
What are some alternatives?
rggen - Code generation tool for control and status registers
retype - Retype is an ✨ ultra-high-performance✨ static site generator that builds a website based on simple text files.
gf180mcu-pdk - PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).
PeakRDL-ipxact - Import and export IP-XACT XML register models
livehd - Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
systemrdl-compiler - SystemRDL 2.0 language compiler front-end
openlane - OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
PeakRDL-uvm - Generate UVM register model from compiled SystemRDL input
OpenTimer - A High-performance Timing Analysis Tool for VLSI Systems
insomnia-documenter - Tool to create minimalist and beautiful API documentation pages using your Insomnia workspace export file.
biriscv - 32-bit Superscalar RISC-V CPU
axi - AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication