- open-register-design-tool VS rggen
- open-register-design-tool VS gf180mcu-pdk
- open-register-design-tool VS PeakRDL-html
- open-register-design-tool VS livehd
- open-register-design-tool VS openlane
- open-register-design-tool VS OpenTimer
- open-register-design-tool VS biriscv
- open-register-design-tool VS axi
- open-register-design-tool VS FPGA-SDcard-Reader
- open-register-design-tool VS PeakRDL-ipxact
Open-register-design-tool Alternatives
Similar projects and alternatives to open-register-design-tool
-
InfluxDB
Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
-
openlane
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
-
WorkOS
The modern identity platform for B2B SaaS. The APIs are flexible and easy-to-use, supporting authentication, user identity, and complex enterprise features like SSO and SCIM provisioning.
-
axi
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
-
FPGA-SDcard-Reader
An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。
open-register-design-tool reviews and mentions
-
Thoughts about SystemRDL ?
I have used this compiler (https://github.com/Juniper/open-register-design-tool/wiki/Running-Ordt) to generate a Python model to access registers (I use Python on embedded Linux to read/write registers over SPI to the device).
- Auto Generate Header Files
Stats
Juniper/open-register-design-tool is an open source project licensed under Apache License 2.0 which is an OSI approved license.
The primary programming language of open-register-design-tool is Verilog.