mrisc32-a1 VS lxp32-cpu

Compare mrisc32-a1 vs lxp32-cpu and see what are their differences.

mrisc32-a1

A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA (by mrisc32)

lxp32-cpu

A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set (by lxp32)
InfluxDB - Power Real-Time Data Analytics at Scale
Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
www.influxdata.com
featured
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com
featured
mrisc32-a1 lxp32-cpu
3 2
22 55
- -
0.0 0.0
8 months ago over 1 year ago
VHDL Assembly
- MIT License
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

mrisc32-a1

Posts with mentions or reviews of mrisc32-a1. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2022-06-10.
  • Got any good reads on floating point math design?
    4 projects | /r/FPGA | 10 Jun 2022
    I saw a particularly efficient VHDL implementation in the mrisc32-a1, though this is lacking support for rounding modes. Together with the rest of the processor this is a very interesting project, I hope that the author progresses it further.
  • Find the leading '0' Verilog question
    1 project | /r/FPGA | 24 May 2022
    Here is a different more logic gate:ish solution (in VHDL): https://github.com/mrisc32/mrisc32-a1/blob/master/rtl/alu/clz32.vhd
  • Floating point unit in systemc
    1 project | /r/FPGA | 22 Dec 2020
    In my VHDL implementation I use the same iterative divider for integer and for floating-point: https://github.com/mrisc32/mrisc32-a1/blob/master/rtl/muldiv/div_impl.vhd

lxp32-cpu

Posts with mentions or reviews of lxp32-cpu. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2023-01-13.

What are some alternatives?

When comparing mrisc32-a1 and lxp32-cpu you can also consider the following projects:

cvfpu - Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.

neorv32 - :rocket: A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

fpu-sp - IEEE 754 floating point library in system-verilog and vhdl

zipcpu - A small, light weight, RISC CPU soft core

RISC-V-Guide - RISC-V Guide. Learn all about the RISC-V computer architecture along with the Development Tools and Operating Systems to develop on RISC-V hardware.

forth-cpu - A Forth CPU and System on a Chip, based on the J1, written in VHDL

microwatt - A tiny Open POWER ISA softcore written in VHDL 2008

hlsVHDL_floating_point

riscv_vhdl - Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators

openpiton - The OpenPiton Platform

VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation