cocotb
cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python (by cocotb)
cocotb-bus
Pre-packaged testbenching tools and reusable bus interfaces for cocotb (by cocotb)
Our great sponsors
| cocotb | cocotb-bus | |
|---|---|---|
| 28 | 1 | |
| 1,599 | 46 | |
| 4.1% | - | |
| 9.7 | 3.7 | |
| 7 days ago | about 2 months ago | |
| Python | Python | |
| BSD 3-clause "New" or "Revised" License | GNU General Public License v3.0 or later |
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
cocotb
Posts with mentions or reviews of cocotb.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2023-07-04.
-
Designing a Low Latency 10G Ethernet Core
The use of cocotb and pyuvm for verification
-
How is Python used in test automation in embedded systems?
For FPGA/HDL work, there's cocotb
-
Introducing CoHDL
At the moment, it is not possible to directly simulate synthesizable contexts. In principle, I could add a simulator to CoHDL. As a Python implementation, it would be orders of magnitude slower than other solutions. Instead, I am using Cocotb to validate the generated VHDL and for the unit tests in the GitHub repository. There is also some very, very experimental support for formal verification, but it will take some time for that to become usable.
- Use cocotb to test and verify chip designs in Python
-
Trying to learn and work with FPGAs
On the topic of simulation, you don't have to restrict yourself to using Verilog or VHDL to write your test benches. For example, Verilator lets you write them in C++, cocotb lets you use Python, and if you use SpinalHDL you will drive the underlying simulator using Scala.
-
Help understanding how this makefile works?
I know it might be difficult without much context, but this makefile is called by a top level makefile. very confused if lines 35-74 do anything. They seem to be a mix of real makefile syntax and just straight up comments. what do these lines do?
-
COBS protocol decoder progress
Learn more about this here: https://www.cocotb.org/
-
AXI-Stream meme
Also consider cocotb, this thread has some compelling arguments. I'd say as a student, learning industry tools isn't necessarily the best thing you could spend your time on. Getting fast at design AND verification, where you can maintain flow state and run better microexperiments means you will understand more, faster.
-
cocotb
Have you tried looking at the mixed language example?
- We're trying to sort this out with some of our engineers, so please humor - Do you prefer VHDL or Verilog?
cocotb-bus
Posts with mentions or reviews of cocotb-bus.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2021-11-07.
-
Cocotb
The cocotb bus repo has many of the useful drivers and monitors. https://github.com/cocotb/cocotb-bus/tree/master/src/cocotb_bus. There is also https://github.com/alexforencich/cocotbext-axi for some relevant AXI examples that you can also just use.
What are some alternatives?
When comparing cocotb and cocotb-bus you can also consider the following projects:
cocotbext-axi - AXI interface modules for Cocotb
cocotb-test - Unit testing for cocotb
sphinxcontrib-hdl-diagrams - Sphinx Extension which generates various types of diagrams from Verilog code.
amaranth - A modern hardware definition language and toolchain based on Python
hdl_checker - Repurposing existing HDL tools to help writing better code
chiselverify - A dynamic verification library for Chisel.
turbobus - TurboBus is an opinionated implementation of Command Responsibility Segregation pattern in python.
teroshdl-documenter-demo - This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI workflow.
fusesoc - Package manager and build abstraction tool for FPGA/ASIC development
SpinalHDL - Scala based HDL
vcdvcd - Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
cocotb vs cocotbext-axi
cocotb-bus vs cocotbext-axi
cocotb vs cocotb-test
cocotb-bus vs sphinxcontrib-hdl-diagrams
cocotb vs amaranth
cocotb-bus vs hdl_checker
cocotb vs chiselverify
cocotb-bus vs turbobus
cocotb vs teroshdl-documenter-demo
cocotb-bus vs fusesoc
cocotb vs SpinalHDL
cocotb-bus vs vcdvcd