Introducing CoHDL

This page summarizes the projects mentioned and recommended in the original post on /r/FPGA

Our great sponsors
  • WorkOS - The modern identity platform for B2B SaaS
  • InfluxDB - Power Real-Time Data Analytics at Scale
  • SaaSHub - Software Alternatives and Reviews
  • cohdl

    A Python to VHDL compiler

  • Over the past few months, I have been working on CoHDL, a hardware description language embedded in Python. Similar to existing solutions like MyHDL, it works by inspecting and translating the abstract syntax tree of Python functions. The initial idea was to explore whether async/await coroutines could be used as an abstraction for state machines.

  • cocotb

    cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python

  • At the moment, it is not possible to directly simulate synthesizable contexts. In principle, I could add a simulator to CoHDL. As a Python implementation, it would be orders of magnitude slower than other solutions. Instead, I am using Cocotb to validate the generated VHDL and for the unit tests in the GitHub repository. There is also some very, very experimental support for formal verification, but it will take some time for that to become usable.

  • WorkOS

    The modern identity platform for B2B SaaS. The APIs are flexible and easy-to-use, supporting authentication, user identity, and complex enterprise features like SSO and SCIM provisioning.

    WorkOS logo
  • yieldfsm

    YieldFSM, a DSL for describing finite state machines in Clash

  • Nice! Need to check this out, CoHDL seems to have similarities to my work (https://dl.acm.org/doi/abs/10.1145/3549821, https://github.com/tilk/yieldfsm ).

NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a more popular project.

Suggest a related project

Related posts