Free-Range-VHDL-book
fusesoc
| Free-Range-VHDL-book | fusesoc | |
|---|---|---|
| 3 | 12 | |
| 236 | 1,118 | |
| - | - | |
| 6.0 | 7.3 | |
| 4 months ago | 21 days ago | |
| TeX | Python | |
| GNU General Public License v3.0 or later | BSD 2-clause "Simplified" License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Free-Range-VHDL-book
- Introduction to FPGAs
-
Free 500+ books and learning resources for every programmer.
Free Range VHDL - Bryan Mealy, Fabrizio Tappero (TeX and PDF)
- Good Online VHDL courses?
fusesoc
-
fusesoc VS vextproj - a user suggested alternative
2 projects | 28 Mar 2024
-
Introduction to FPGAs
Check out https://github.com/olofk/fusesoc. It gives you a command line build flow that can drive Vivado (along with many other eda tools via edalize https://github.com/olofk/edalize) without having to touch the GUI (though you might want it for programming the board, though FuseSoC can do that too).
-
CI/CD for FPGA builds
Check out FuseSoC: https://github.com/olofk/fusesoc it can run Vivado builds for you (as well as many other tools). It may be less work to get FuseSoC setup then work out a CLI Vivado batch flow from scratch.
-
Besides misterFPGA what else can I play with on a DE10-nano?
Also, the FuseSOC and LiteX projects both support the DE10 nano, and can be used to roll your own custom SOCs with RISC-V or OpenRISC cores.
-
Why isn't all verification work done in Python
Integration with the dependency and build tool I use (FuseSoc) is clumsy.
-
Using Python with Vivado Projects
The "fusesoc" project may be of interest to you.
-
Any recommendations for an RTL "standard library"?
FuseSoC is an RTL package manager. It will automatically download the latest versions of required components when you build. It also comes with a bunch of great options for components here:
-
What should a modern IP library look like?
Have to correct this slightly: I just heard of my first HDL package manager in this thread. FuseSOC: https://github.com/olofk/fusesoc - Thanks u/gac_cag!
- Olof Kindgren on LinkedIn: We have a new world record! 6000 RISC-V cores in a single chip!
- Industry development process?
What are some alternatives?
android_guides - Extensive Open-Source Guides for Android Developers
litex - Build your hardware, easily!
ghdl - VHDL 2008/93/87 simulator
edalize - An abstraction library for interfacing EDA tools
tinyTPU - Implementation of a Tensor Processing Unit for embedded systems and the IoT.
opentitan - OpenTitan: Open source silicon root of trust
make_for_vivado - experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.
cocotb - cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
Scala school - Lessons in the Fundamentals of Scala
teroshdl-documenter-demo - This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI workflow.
PythonDataScienceHandbook - Python Data Science Handbook: full text in Jupyter Notebooks
rocket-chip - Rocket Chip Generator