Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality. Learn more →
Vitis-Tutorials Alternatives
Similar projects and alternatives to Vitis-Tutorials
-
WorkOS
The modern identity platform for B2B SaaS. The APIs are flexible and easy-to-use, supporting authentication, user identity, and complex enterprise features like SSO and SCIM provisioning.
-
hlslib
A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
-
o1heap
Constant-complexity deterministic memory allocator (heap) for hard real-time high-integrity embedded systems. There is very little activity because the project is finished and does not require further changes.
-
InfluxDB
Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
Vitis-Tutorials reviews and mentions
-
How to use maximum HBM bandwidth?
Currently, I am only reading/writing 64 bits with each access (code below). I found a sample code in the Xilinx repository (link) that utilizes all 512 bits of an AXI port, but I am struggling with how to use parallel AXI ports (32 ports). I would greatly appreciate any hints or guidance on this.
-
Xilinx HLS AXI4-Lite registers don't update right away
Here is the top level function. It is a modified version of the convolution HLS provided in one of Xilinx's Vitis tutorials. I've run into a similar problem for other HLS IP where the AXI4-Lite registers don't update right away. ``` void Filter2DKernel( const float coeffs[MAX_COEFFS], float factor, short bias, unsigned short width, unsigned short height, unsigned short stride, hls::stream &input_stream, hls::stream &output_stream) {
-
Looking for some FPGA projects on GitHub for Vitis /AI /HLS
Some pointers on GitHub: - Xilinx Vitis Tutorials (including HLS accelerators). - Basic Vitis HLS examples - Using Xilinx PYNQ board - ESP platform
-
Xilinx expensive accelerate card
Here are some resources: 1. Vitis AI on Custom Platform 2. Vitis Platform Creation
-
A note from our sponsor - InfluxDB
www.influxdata.com | 26 Apr 2024
Stats
Xilinx/Vitis-Tutorials is an open source project licensed under MIT License which is an OSI approved license.
The primary programming language of Vitis-Tutorials is C.
Popular Comparisons
- Vitis-Tutorials VS finn-examples
- Vitis-Tutorials VS hlslib
- Vitis-Tutorials VS lfbb
- Vitis-Tutorials VS o1heap
- Vitis-Tutorials VS Alveo-PYNQ
- Vitis-Tutorials VS Vitis-HLS-Introductory-Examples
- Vitis-Tutorials VS Vitis_Accel_Examples
- Vitis-Tutorials VS rosetta
- Vitis-Tutorials VS esp
- Vitis-Tutorials VS XRT
Sponsored