Xilinx HLS AXI4-Lite registers don't update right away

This page summarizes the projects mentioned and recommended in the original post on /r/FPGA

InfluxDB - Power Real-Time Data Analytics at Scale
Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
www.influxdata.com
featured
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com
featured
  • Vitis-Tutorials

    Vitis In-Depth Tutorials

  • Here is the top level function. It is a modified version of the convolution HLS provided in one of Xilinx's Vitis tutorials. I've run into a similar problem for other HLS IP where the AXI4-Lite registers don't update right away. ``` void Filter2DKernel( const float coeffs[MAX_COEFFS], float factor, short bias, unsigned short width, unsigned short height, unsigned short stride, hls::stream &input_stream, hls::stream &output_stream) {

  • InfluxDB

    Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.

    InfluxDB logo
NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a more popular project.

Suggest a related project

Related posts

  • How to use maximum HBM bandwidth?

    1 project | /r/FPGA | 4 Apr 2023
  • Looking for some FPGA projects on GitHub for Vitis /AI /HLS

    4 projects | /r/FPGA | 19 Jun 2022
  • Will allaboutcircuits.com be enough?

    1 project | /r/embedded | 6 Dec 2023
  • Arduino e Rust

    1 project | /r/brdev | 6 Sep 2023
  • nanoprintf VS callback_printf - a user suggested alternative

    2 projects | 16 Aug 2023