rv16poc
16 bit RISC-V proof of concept (by AntonMause)
neorv32-setups
📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains. (by stnolting)
Our great sponsors
rv16poc | neorv32-setups | |
---|---|---|
1 | 5 | |
15 | 52 | |
- | - | |
4.1 | 8.6 | |
11 months ago | 5 days ago | |
VHDL | VHDL | |
Apache License 2.0 | BSD 3-clause "New" or "Revised" License |
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
rv16poc
Posts with mentions or reviews of rv16poc.
We have used some of these posts to build our list of alternatives
and similar projects.
neorv32-setups
Posts with mentions or reviews of neorv32-setups.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2023-06-20.
-
How to find the pin mapping for connecting Zybo Z7-20 or Nexyx A7 board to a computer over USB-JTAG?
Hello. In my project, I am trying to run NEORV32 processor in an FPGA. My plan is to perform debugging of the design over JTAG after running it on an FPGA. I currently have a Zybo Z7-20 and a Nexyx A7 board at hand. As per my understanding, for both of the boards, I need to find the board pins associated with JTAG and manually connect them through the constraint file. I was going through the reference manuals for both FPGAs but couldn't find the pins that need to be connected.
- RISC-V with AXI Peripheral
- Open-source RISC-V CPU projects for contribution
-
A tiny and open-source (BSD) RISC-V SoC for (all!) FPGAs
and by "all" you of course mean some small Cyclones, Lattice ICE40s and Artix7 (see here)
-
Risc-v rv32i softcore processor for Zybo-z7-10
There are some example setups here: https://github.com/stnolting/neorv32-setups
What are some alternatives?
When comparing rv16poc and neorv32-setups you can also consider the following projects:
neorv32 - :rocket: A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
picorv32 - PicoRV32 - A Size-Optimized RISC-V CPU
litex - Build your hardware, easily!
fpu - IEEE 754 floating point library in system-verilog and vhdl
neoTRNG - 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
vivado-risc-v - Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
riscv-boom - SonicBOOM: The Berkeley Out-of-Order Machine
ORCA-risc-v - RISC-V by VectorBlox
VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation
openc910 - OpenXuantie - OpenC910 Core
vroom - VRoom! RISC-V CPU
rv16poc vs neorv32
neorv32-setups vs picorv32
neorv32-setups vs litex
neorv32-setups vs neorv32
neorv32-setups vs fpu
neorv32-setups vs neoTRNG
neorv32-setups vs vivado-risc-v
neorv32-setups vs riscv-boom
neorv32-setups vs ORCA-risc-v
neorv32-setups vs VexRiscv
neorv32-setups vs openc910
neorv32-setups vs vroom