Top 6 VHDL risc-v Projects

potato

1 245 0.0 VHDL

A simple RISC-V processor for use in FPGA designs. (by skordal)
neorv32-setups

5 52 8.6 VHDL

📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.

Project mention: How to find the pin mapping for connecting Zybo Z7-20 or Nexyx A7 board to a computer over USB-JTAG? | /r/FPGA | 2023-08-03

Hello. In my project, I am trying to run NEORV32 processor in an FPGA. My plan is to perform debugging of the design over JTAG after running it on an FPGA. I currently have a Zybo Z7-20 and a Nexyx A7 board at hand. As per my understanding, for both of the boards, I need to find the board pins associated with JTAG and manually connect them through the constraint file. I was going through the reference manuals for both FPGAs but couldn't find the pins that need to be connected.

WorkOS

workos.com sponsored

The modern identity platform for B2B SaaS. The APIs are flexible and easy-to-use, supporting authentication, user identity, and complex enterprise features like SSO and SCIM provisioning.
fpu

1 46 6.1 VHDL

IEEE 754 floating point library in system-verilog and vhdl (by taneroksuz)
fpu-sp

3 20 6.9 VHDL

IEEE 754 floating point library in system-verilog and vhdl

Project mention: Intel discontinues Nios II IP | /r/FPGA | 2023-06-14

My team has a solution in place already, which was to write all of our floating point code to call macros rather than putting arithmetic in the code. This allowed us to port easily to an RV32IM CPU (a fork of this one) then memory map an FPU onto it, the macros were then changed to atomically access the FPU registers for any floating point arithmetic. In Intel chips we are using the Nios II floating point hardware 2 (which can be instantiated separately), in other vendors we use a combination of operators from the Opencores FPU and this one, depending upon what operators are selected via generics, the maths library will pick up what configuration is used and choose the available operators.

simple-riscv

5 19 2.7 VHDL

A simple three-stage RISC-V CPU
rv16poc

1 15 4.1 VHDL

16 bit RISC-V proof of concept

NOTE: The open source projects on this list are ordered by number of github stars. The number of mentions indicates repo mentiontions in the last 12 Months or since we started tracking (Dec 2020).