rohd
chipyard
Our great sponsors
| rohd | chipyard | |
|---|---|---|
| 8 | 5 | |
| 347 | 1,428 | |
| 3.5% | 4.3% | |
| 8.2 | 9.7 | |
| 10 days ago | 3 days ago | |
| Dart | Scala | |
| BSD 3-clause "New" or "Revised" License | BSD 3-clause "New" or "Revised" License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
rohd
- Intel/rohd: Hardware Development framework in the Dart programming language
-
Chisel: A Modern Hardware Design Language
There's a similar project at Intel: https://github.com/intel/rohd
It uses Dart instead of Scala.
-
Building a HDL (Kind of)
I've felt frustrated about SV and front end development for hardware and have been developing ROHD (https://github.com/intel/rohd) and it's been a worthwhile endeavor
-
Discussion Thread
Dart is a general purpose language, there even is a hardware development framework by Intel which is made in Dart
-
Choice of Python HDL library
Check out ROHD: https://github.com/intel/rohd
-
[CocoTB for beginners]: FPGA/ASIC Testbenches in Python + Automated Testing in GitHub​
You might be interested in checking out ROHD as well: https://github.com/intel/rohd
- Rapid Open Hardware Development (ROHD) Framework by Intel
chipyard
-
Chisel: A Modern Hardware Design Language
It's probably true that Chisel isn't right for industry -- Google tried it too for the TPU project and eventually went back to Verilog. That said, I think it's main win is that it is great from a research / open-source perspective.
Taking advantage of the functional nature of Chisel enables a set of generators called Chipyard [0] for things like cores, networking peripherals, neural network accelerators, etc. If you're focusing on exploring the design space of one particular accelerator and don't care too much about the rest of the chip, you can get a customized version of the RTL for the rest of your chip with ease. All the research projects in the lab benefit from code changes to the generators.
Chisel even enables undergraduate students (like me!) to tape out a chip on a modern-ish process node in just a semester, letting Chisel significantly reduce the amount of RTL we have to write. Most of the remaining time is spent working on the actual physical design process.
[0]: https://github.com/ucb-bar/chipyard
[1]: https://classes.berkeley.edu/content/2023-Spring-ELENG-194-0...
-
A repository that tracks upstream but allows separate tracking.
The repo in question is chipyard: https://github.com/ucb-bar/chipyard
-
Ao486_MiSTer: i486 core for the MiSTer FPGA gaming system
Many companies do just write entire modern SoCs in straight Verilog (maybe with some autogenerated Verilog hacked in there) with no other major organization tools aside from the typical project management stuff. The load-store unit of a modern CPU alone easily exceeds 10k lines of Verilog. It's a similar thing as people who work with kernels—after all, the page table management code in a modern operating system like Linux is absolutely monstrous but still people are able to understand it well enough to be able to make the changes they need and get out.
If you are interested in other languages which hope to make this sort of stuff easier, I'd recommend taking a look at design productivity languages like Chisel and it's associated Chipyard [1], SpinalHDL [2], and Bluespec [3]. Each of these are meant to make defining extremely complex hardware more manageable for humans and there's a lot of interesting work going on right now with each of them.
[1] https://github.com/ucb-bar/chipyard
[2] https://github.com/SpinalHDL/SpinalHDL
[3] https://github.com/B-Lang-org/bsc
- Chipyard: An Open Source RISC-V SoC Design Framework
- How to use a RISC V core for other purposes?
What are some alternatives?
cocotbext-axi - AXI interface modules for Cocotb
rocket-chip - Rocket Chip Generator
metroboy - A repository of gate-level simulators and tools for the original Game Boy.
vivado-risc-v - Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
verilog-ethernet - Verilog Ethernet components for FPGA implementation
neorv32 - :rocket: A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
hVHDL_floating_point - high level VHDL floating point library for synthesis in fpga
riscv-boom - SonicBOOM: The Berkeley Out-of-Order Machine
ResponsiveFramework - Easily make Flutter apps responsive. Automatically adapt UI to different screen sizes. Responsiveness made simple. Demo: https://gallery.codelessly.com/flutterwebsites/minimal/
RVVM - The RISC-V Virtual Machine
aqueduct - Dart HTTP server framework for building REST APIs. Includes PostgreSQL ORM and OAuth2 provider.
nuclei-sdk - Nuclei RISC-V Software Development Kit