parvaj
edalize
| parvaj | edalize | |
|---|---|---|
| 1 | 4 | |
| 11 | 592 | |
| - | - | |
| 6.9 | 7.2 | |
| 2 months ago | 9 days ago | |
| PHP | Python | |
| GNU Affero General Public License v3.0 | BSD 2-clause "Simplified" License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
parvaj
-
Introducing Phirs (0.1.0), a cross-platform and well-tested user directory path provider library, including cache and config paths
The initial idea came from my other project Parvaj (a CLI app for simulating VHDL code using GHDL and GtkWave easily). I decided to make it more flexible in the next version (as a request from my friend), and cache usage feels like a good idea to implement the new functionality (possibly by using Symfony Cache component). For persistent cache from run to run, I needed a permanent cache directory, so I created Phirs.
edalize
-
Dropping EDA-GUI's 101
Check out FuseSoC: https://github.com/olofk/fusesoc which can handle Vivado builds for you (utilizing edalize: https://github.com/olofk/edalize) along with some nice package management. It can run against multiple tools so you can also get it to build simulations using Verilator or a commercial EDA tool if you have access to them.
-
Introduction to FPGAs
Check out https://github.com/olofk/fusesoc. It gives you a command line build flow that can drive Vivado (along with many other eda tools via edalize https://github.com/olofk/edalize) without having to touch the GUI (though you might want it for programming the board, though FuseSoC can do that too).
-
Compiling Code into Silicon
This reminds me very much of edalize[1], which does something very similar.
[1]: https://github.com/olofk/edalize
- Olof Kindgren on LinkedIn: We have a new world record! 6000 RISC-V cores in a single chip!
What are some alternatives?
phoronix-test-suite - The Phoronix Test Suite open-source, cross-platform automated testing/benchmarking software.
fusesoc - Package manager and build abstraction tool for FPGA/ASIC development
console - Eases the creation of beautiful and testable command line interfaces
skywater-pdk - Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.
phirs - Library providing cross-platform user directory paths, such as config and cache
freepdk-45nm - ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
phan - Phan is a static analyzer for PHP. Phan prefers to avoid false-positives and attempts to prove incorrectness rather than correctness.
apio - :seedling: Open source ecosystem for open FPGA boards
icestudio - :snowflake: Visual editor for open FPGA boards
rggen - Code generation tool for control and status registers
sphinx-vhdl
opentitan - OpenTitan: Open source silicon root of trust