forth-cpu
AXI4
| forth-cpu | AXI4 | |
|---|---|---|
| 2 | 4 | |
| 315 | 103 | |
| - | 6.8% | |
| 2.6 | 7.6 | |
| about 2 years ago | about 1 month ago | |
| VHDL | VHDL | |
| - | GNU General Public License v3.0 or later |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
forth-cpu
-
Designs targeting specific boards?
Like in my head I thought having a piece of verilog and having enough LUTs in any board would do the thing, so what meant here? An example https://github.com/howerj/forth-cpu mentions that the target board is a specific Xilinx.
- Forth SoC Written in VHDL
AXI4
-
I made an AXI introduction video! including an AXI-Lite master read and write example!
OSVVM also has an AXI4 VC/VIP. See https://github.com/OSVVM/OsvvmLibraries and for AXI4 specifically see: https://github.com/OSVVM/Axi4
- Reference of verification IPs
- Verilog Text Book Recommendations?
-
Entity Input Ports
If you are looking for an AXI Subordinate (new AXI spec names) Memory, you may wish to look at the one from OSVVM (it is free open source (FOSS)). You will find it at: https://github.com/OSVVM/AXI4/blob/master/Axi4/src/Axi4Memory.vhd
What are some alternatives?
upduino-projects - Various VHDL projects I've worked on for the Upduino v2.0 and v3.0
vunit - VUnit is a unit testing framework for VHDL/SystemVerilog
neo430 - :computer: A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
ravenoc - RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
neorv32 - :rocket: A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
rust_hdl
fpga-toolchain - Multi-platform nightly builds of open source FPGA tools
spi-to-axi-bridge - An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.
sdram-fpga - A FPGA core for a simple SDRAM controller.
spi-fpga - SPI master and SPI slave for FPGA written in VHDL
fpga-fft - A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm
wb2axip - Bus bridges and other odds and ends