forth-cpu
sdram-fpga
| forth-cpu | sdram-fpga | |
|---|---|---|
| 2 | 2 | |
| 315 | 105 | |
| - | - | |
| 2.6 | 10.0 | |
| about 2 years ago | over 2 years ago | |
| VHDL | VHDL | |
| - | MIT License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
forth-cpu
-
Designs targeting specific boards?
Like in my head I thought having a piece of verilog and having enough LUTs in any board would do the thing, so what meant here? An example https://github.com/howerj/forth-cpu mentions that the target board is a specific Xilinx.
- Forth SoC Written in VHDL
sdram-fpga
-
Seeking Help with SDRAM Controller Debugging
Initially, I attempted to adapt an SDRAM [controller project I found on GitHub]( https://github.com/nullobject/sdram-fpga/blob/master/sdram.vhd) to my board by configuring the necessary parameters such as timing constants and memory dimensions.
-
SDRAM clock vs controller clock vs system clock
here you go
What are some alternatives?
upduino-projects - Various VHDL projects I've worked on for the Upduino v2.0 and v3.0
spi-fpga - SPI master and SPI slave for FPGA written in VHDL
neo430 - :computer: A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
uart-for-fpga - Simple UART controller for FPGA written in VHDL
neorv32 - :rocket: A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
vunit - VUnit is a unit testing framework for VHDL/SystemVerilog
fpga-toolchain - Multi-platform nightly builds of open source FPGA tools
Hastlayer-SDK - Turning .NET software into FPGA hardware for faster execution and lower power usage.
fpga-fft - A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm
VHDL-Guide - VHDL Guide
wb_spi_bridge - 🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).