sdram-fpga VS uart-for-fpga

Compare sdram-fpga vs uart-for-fpga and see what are their differences.

InfluxDB - Power Real-Time Data Analytics at Scale
Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
www.influxdata.com
featured
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com
featured
sdram-fpga uart-for-fpga
2 1
105 84
- -
10.0 0.0
over 2 years ago over 2 years ago
VHDL VHDL
MIT License MIT License
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

sdram-fpga

Posts with mentions or reviews of sdram-fpga. We have used some of these posts to build our list of alternatives and similar projects.

uart-for-fpga

Posts with mentions or reviews of uart-for-fpga. We have used some of these posts to build our list of alternatives and similar projects.
  • Entity bound SDC in Quartus
    1 project | /r/FPGA | 23 Apr 2022
    The code in the link below contains an example of my use of the altera_attribute: https://github.com/jakubcabal/uart-for-fpga/blob/master/examples/common/rst_sync.vhd

What are some alternatives?

When comparing sdram-fpga and uart-for-fpga you can also consider the following projects:

forth-cpu - A Forth CPU and System on a Chip, based on the J1, written in VHDL

fpu - IEEE 754 floating point library in system-verilog and vhdl

spi-fpga - SPI master and SPI slave for FPGA written in VHDL

cyc1000-rsu - The CYC1000 FPGA Remote System Upgrade project

vunit - VUnit is a unit testing framework for VHDL/SystemVerilog

Hastlayer-SDK - Turning .NET software into FPGA hardware for faster execution and lower power usage.

neorv32 - :rocket: A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

wb_spi_bridge - 🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).