sdram-fpga
Hastlayer-SDK
| sdram-fpga | Hastlayer-SDK | |
|---|---|---|
| 2 | 1 | |
| 105 | 294 | |
| - | 0.7% | |
| 10.0 | 8.6 | |
| over 2 years ago | 21 days ago | |
| VHDL | VHDL | |
| MIT License | BSD 3-clause "New" or "Revised" License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
sdram-fpga
-
Seeking Help with SDRAM Controller Debugging
Initially, I attempted to adapt an SDRAM [controller project I found on GitHub]( https://github.com/nullobject/sdram-fpga/blob/master/sdram.vhd) to my board by configuring the necessary parameters such as timing constants and memory dimensions.
-
SDRAM clock vs controller clock vs system clock
here you go
Hastlayer-SDK
-
Demo of achieving hardware acceleration using .NET on cubesats to lower both the risks and costs
Interesting demo of Turning .NET assemblies into FPGA hardware for faster execution and lower power usage using an open source framework.
What are some alternatives?
forth-cpu - A Forth CPU and System on a Chip, based on the J1, written in VHDL
fpu-sp - IEEE 754 floating point library in system-verilog and vhdl
spi-fpga - SPI master and SPI slave for FPGA written in VHDL
fpu - IEEE 754 floating point library in system-verilog and vhdl
uart-for-fpga - Simple UART controller for FPGA written in VHDL
Arcade_Galaga - Galaga Arcade Core
vunit - VUnit is a unit testing framework for VHDL/SystemVerilog
neorv32 - :rocket: A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
pico-png - PNG encoder, implemented in VHDL
wb_spi_bridge - 🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).
pocket-cnn - CNN-to-FPGA-framework for small CNN, written in VHDL and Python