filament | hdl | |
---|---|---|
3 | 5 | |
126 | 1,386 | |
2.4% | 2.5% | |
8.7 | 9.1 | |
15 days ago | 6 days ago | |
Verilog | Verilog | |
MIT License | GNU General Public License v3.0 or later |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
filament
-
Engineer creates CPU from scratch in two weeks – begins work on GPUs
Verilog is kind of trash by modern standards. Unfortunately we are stuck with it (well SystemVerilog) until tool vendors support something else.
It's kind of a similar situation to JavaScript actually. And in a similar way, you can compile to Verilog, but just like with JS it makes debugging much more painful.
There was this interesting project but it seems inactive: https://llhd.io/
There's also various alternative HDLs that seem to have various levels of solving the wrong problem (SpinalHDL, MyHDL, Chisel). This one looks quite interesting though: https://filamenthdl.com/
-
Filament – A Language for Fearless Hardware Design
It's under /apps in the repo: https://github.com/cucapra/filament/tree/f5da227a059f181b996...
hdl
-
Timing diagram help
Have you thought about using ADs source code and pulling what you need to create a front end to their device?
- Vivado 2020.2 IP Repository Suggestion
-
Anyone else feeling extremely frustrated with Xilinx?
The reference designs from Analog Devices are all hand coded complex block designs for both Intel and Xilinx: https://github.com/analogdevicesinc/hdl
-
Intel Quartus Version Control?
There’s 100 million ways people skin this cat. Some people guard this like it’s fort know. ADI publishes theirs on GitHub in adi_hdl that supports both vivado and quartus. https://github.com/analogdevicesinc/hdl
-
Industry development process?
I haven't used this repo, but something like this https://github.com/analogdevicesinc/hdl/tree/master/library
What are some alternatives?
fusesoc - Package manager and build abstraction tool for FPGA/ASIC development
livehd - Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
open-fpga-verilog-tutorial - Learn how to design digital systems and synthesize them into an FPGA using only opensource tools
NTHU-ICLAB - 清華大學 | 積體電路設計實驗 (IC LAB) | 110上
psram-tang-nano-9k - An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA
FPGA_SDRAM_Controller - SDRAM controller optimized to a memory bandwidth of 316MB/s
uhd - The USRP™ Hardware Driver Repository
OpenTimer - A High-performance Timing Analysis Tool for VLSI Systems
f4pga-examples - Example designs showing different ways to use F4PGA toolchains.
USB_C_Industrial_Camera_FPGA_USB3 - Source and Documentation files for USB C Industrial Camera Project, This repo contains PCB boards, FPGA , Camera and USB along with FPGA Firmware and USB Controller Firmware source.
basic-ecp5-pcb - Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs
cpu11 - Revengineered ancient PDP-11 CPUs, originals and clones