hdl
USB_C_Industrial_Camera_FPGA_USB3
| hdl | USB_C_Industrial_Camera_FPGA_USB3 | |
|---|---|---|
| 5 | 3 | |
| 1,378 | 708 | |
| 2.0% | - | |
| 9.1 | 5.4 | |
| 7 days ago | 6 months ago | |
| Verilog | Verilog | |
| GNU General Public License v3.0 or later | - |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
hdl
-
Timing diagram help
Have you thought about using ADs source code and pulling what you need to create a front end to their device?
- Vivado 2020.2 IP Repository Suggestion
-
Anyone else feeling extremely frustrated with Xilinx?
The reference designs from Analog Devices are all hand coded complex block designs for both Intel and Xilinx: https://github.com/analogdevicesinc/hdl
-
Intel Quartus Version Control?
There’s 100 million ways people skin this cat. Some people guard this like it’s fort know. ADI publishes theirs on GitHub in adi_hdl that supports both vivado and quartus. https://github.com/analogdevicesinc/hdl
-
Industry development process?
I haven't used this repo, but something like this https://github.com/analogdevicesinc/hdl/tree/master/library
USB_C_Industrial_Camera_FPGA_USB3
-
Barcelona Supercomputing Center presents Sargantana: new open-source RISC-V chip
>Likely you couldn't even go back and make a fab that makes large volumes of 60nm-90nm node sizes at all, for any amount of money, because the equipment to do this (new) hasn't been made in 2 decades and no company is willing to invest the money to make new crappy old equipment.
I believe your argument assumes that there is a fixed cost to produce even 180nm or 350nm ICs that hasnt changed since the first one was produced.
We still need 300 years for a 300 year old tree, but 25 year old technology might now be relatively easy to build if we start from scratch.
What was high tech then might be relatively easy to solve now. One example might be https://github.com/circuitvalley/USB_C_Industrial_Camera_FPG... being open source instead of a multi year, multi million dollar project.
-
Open source USB C icamera with Interchangeable C mount lens, MIPI Sensor
This is really nice, and the documentation and testing results are extensive.
https://github.com/circuitvalley/USB_C_Industrial_Camera_FPG...
- I designed and constructed fully Open Source USB C Camera with IMX477 Sensor, Lattice FPGA and C-mount for Industrial use https://www.circuitvalley.com/2022/06/pensource-usb-c-industrial-camera-c-mount-fpga-imx-mipi-usb-3-crosslinknx.html
What are some alternatives?
fusesoc - Package manager and build abstraction tool for FPGA/ASIC development
showmewebcam - Raspberry Pi + High Quality Camera = High-quality USB Webcam!
livehd - Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
FPGA_OV7670_Camera_Interface - Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps
open-fpga-verilog-tutorial - Learn how to design digital systems and synthesize them into an FPGA using only opensource tools
darkriscv - opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
NTHU-ICLAB - 清華大學 | 積體電路設計實驗 (IC LAB) | 110上
USB_C_Industrial_Camera_FPG
psram-tang-nano-9k - An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA
zipcpu - A small, light weight, RISC CPU soft core
FPGA_SDRAM_Controller - SDRAM controller optimized to a memory bandwidth of 316MB/s
serv - SERV - The SErial RISC-V CPU