basys3_fpga_sandbox
hdmi
| basys3_fpga_sandbox | hdmi | |
|---|---|---|
| 1 | 7 | |
| 0 | 1,008 | |
| - | 1.3% | |
| 10.0 | 4.7 | |
| over 1 year ago | 3 months ago | |
| SystemVerilog | SystemVerilog | |
| - | GNU General Public License v3.0 or later |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
basys3_fpga_sandbox
-
My first FSM in FPGA
Sure, https://github.com/martinKindall/basys3_fpga_sandbox/blob/main/sources_1/new/FourLedFSM.sv
hdmi
-
HDMI Forum Rejects Open-Source HDMI 2.1 Driver Support Sought by AMD
Relevant caveat from its readme: https://github.com/hdl-util/hdmi?tab=readme-ov-file#hdmi-ado...
- I want to learn to interface HDMI to Xilinx Kintex 7 FPGA. Can you please provide any resources? I don't have prior experience in interfacing HDMI.
-
HDMI Output Pynq Z2 PL
If you want real HDMI you can use https://github.com/hdl-util/hdmi
- Any good guides for learning how HDMI and DP function at a low level?
-
HDMI not showing up in IP Core Generator
Yep, thanks :) - I found Sameer’s github repository soon after posting (of course). His repo got some Gowin-specific code a couple of months ago. It didn’t synthesize straight away - the serializer code was ignoring the `if GW_IDE directive and trying to synthesize the Altera code, but stripping that file down to the Gowin-only part made it synthesize ok.
What are some alternatives?
axi - AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
nestang - NESTang is an FPGA Nintendo Entertainment System implemented with Sipeed Tang Primer 25K, Nano 20K and Primer 20K boards
libsv - An open source, parameterized SystemVerilog digital hardware IP library
eurorack-pmod - Hardware and gateware for getting started in FPGA-based audio synthesis with open source tools.
risc-v-single-cycle - A Single Cycle Risc-V 32 bit CPU
cheshire - A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
icebreaker-verilog-examples - This repository contains small example designs that can be used with the open source icestorm flow.
YuzukiLOHCC-PRO - Low cost USB3.2Gen1 HDMI-USB Video Acquisition With Loop Out (Loop Out HDMI Capture Card) base on MS2130 & MS9332
openfpga-NES - NES for the Analogue Pocket
analogue-pocket-utils - Collection of IP and information on how to develop for openFPGA and Analogue Pocket
netv2-fpga-dvi-decoder - HDMI/DVI decoder for NeTV2 FPGA
PYNQ - Python Productivity for ZYNQ