hdmi
nestang
| hdmi | nestang | |
|---|---|---|
| 7 | 5 | |
| 1,024 | 304 | |
| 2.8% | - | |
| 4.7 | 8.5 | |
| 4 months ago | 2 days ago | |
| SystemVerilog | SystemVerilog | |
| GNU General Public License v3.0 or later | GNU General Public License v3.0 only |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
hdmi
-
HDMI Forum Rejects Open-Source HDMI 2.1 Driver Support Sought by AMD
Relevant caveat from its readme: https://github.com/hdl-util/hdmi?tab=readme-ov-file#hdmi-ado...
- I want to learn to interface HDMI to Xilinx Kintex 7 FPGA. Can you please provide any resources? I don't have prior experience in interfacing HDMI.
-
HDMI Output Pynq Z2 PL
If you want real HDMI you can use https://github.com/hdl-util/hdmi
- Any good guides for learning how HDMI and DP function at a low level?
-
HDMI not showing up in IP Core Generator
Yep, thanks :) - I found Sameer’s github repository soon after posting (of course). His repo got some Gowin-specific code a couple of months ago. It didn’t synthesize straight away - the serializer code was ignoring the `if GW_IDE directive and trying to synthesize the Altera code, but stripping that file down to the Gowin-only part made it synthesize ok.
nestang
- Gaming on less-expensive FPGAs?
- GitHub - nand2mario/nestang: NESTang is a Nintendo Entertainment System emulator on the affordable Sipeed Tang Primer 20K FPGA board.
-
SiSpeed Tang Primer 20k and the programmer
I don't know if it's related to your dilemma, but this person reported having trouble uploading certain bitstreams.
-
HDMI not showing up in IP Core Generator
You may want to take a look at nand2mario's NESTang project where they ported this open-source HDMI 1.4b core to Gowin hardware.
What are some alternatives?
eurorack-pmod - A eurorack-friendly audio frontend compatible with many FPGA boards.
serv - SERV - The SErial RISC-V CPU
cheshire - A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
riscv - RISC-V CPU Core (RV32IM)
icebreaker-verilog-examples - This repository contains small example designs that can be used with the open source icestorm flow.
hdl - HDL libraries and projects
YuzukiLOHCC-PRO - Low cost USB3.2Gen1 HDMI-USB Video Acquisition With Loop Out (Loop Out HDMI Capture Card) base on MS2130 & MS9332
corundum - Open source FPGA-based NIC and platform for in-network compute
openfpga-NES - NES for the Analogue Pocket
zipcpu - A small, light weight, RISC CPU soft core
analogue-pocket-utils - Collection of IP and information on how to develop for openFPGA and Analogue Pocket
darkriscv - opensouce RISC-V cpu core implemented in Verilog from scratch in one night!