Convert VHDL to Verilog using GHDL (using a RISC-V core as example)

This page summarizes the projects mentioned and recommended in the original post on /r/RISCV

InfluxDB - Power Real-Time Data Analytics at Scale
Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
www.influxdata.com
featured
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com
featured
  • neorv32-verilog

    ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.

  • InfluxDB

    Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.

    InfluxDB logo
NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a more popular project.

Suggest a related project

Related posts

  • SERV – The SErial RISC-V CPU

    1 project | news.ycombinator.com | 10 Dec 2023
  • SERV: A bit-serial RISC-V core

    1 project | news.ycombinator.com | 28 Jun 2023
  • SERV – open-source Tiny SErial RISC-V CPU

    1 project | news.ycombinator.com | 14 Jun 2023
  • How many LUT for an 8 bit CPU?

    2 projects | /r/FPGA | 11 Nov 2022
  • Minimax: a Compressed-First, Microcoded RISC-V CPU

    4 projects | /r/FPGA | 26 Oct 2022