Our great sponsors
- InfluxDB - Access the most powerful time series database as a service
- SonarLint - Clean code begins in your IDE with SonarLint
- ONLYOFFICE ONLYOFFICE Docs — document collaboration in your environment
- CodiumAI - TestGPT | Generating meaningful tests for busy devs
🖥️ A tiny, customizable and highly extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
A FPGA friendly 32 bit RISC-V CPU implementation
The SmallAndProductive configuration can be found here: https://github.com/SpinalHDL/VexRiscv/blob/master/src/main/s....
It’s a basic R32I configuration, without traps or branch prediction enabled, but with 5 pipeline stages and all bypass paths included, so it executes straight code at 1 instruction per clock.
The VexRiscv also comes with a bunch of SOCs etc.
The amazing thing about the VexRiscv is that it is configurable to the extreme and it’s extremely easy to do so. There are tons of other configurations in the same directory. It’d be trivial to create one that has the same configuration as this one and compare.
SpinalHDL supports both Verilog and VHDL output, so you’re covered there as well.
It’s not native VHDL, of course, so if you want to understand the code at the VHDL level instead of just wanting to use a soft core CPU, it’s probably not for you.
That said, the VexRiscv design methodology is pretty amazing as well. I wrote about it here:
Access the most powerful time series database as a service. Ingest, store, & analyze all types of time series data in a fully-managed, purpose-built database. Keep data forever with low-cost storage and superior data compression.
Looking for help with RISC-V softcore and VHDL
3 projects | reddit.com/r/FPGA | 20 Apr 2022
How Much Would It Cost For A Truly Open Source RISC-V SOC?
5 projects | reddit.com/r/RISCV | 14 Jan 2023
Which FPGA for getting into RISC-V?
2 projects | reddit.com/r/RISCV | 1 Dec 2022
Faster CRC32-C on x86
1 project | news.ycombinator.com | 1 Aug 2022
Thermal sensor mlx90640 with Nexys 3 fpga
1 project | reddit.com/r/FPGA | 16 Jan 2022