rohd
hVHDL_floating_point
Our great sponsors
| rohd | hVHDL_floating_point | |
|---|---|---|
| 8 | 3 | |
| 347 | 12 | |
| 3.5% | - | |
| 8.2 | 8.2 | |
| 11 days ago | 10 days ago | |
| Dart | VHDL | |
| BSD 3-clause "New" or "Revised" License | MIT License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
rohd
- Intel/rohd: Hardware Development framework in the Dart programming language
-
Chisel: A Modern Hardware Design Language
There's a similar project at Intel: https://github.com/intel/rohd
It uses Dart instead of Scala.
-
Building a HDL (Kind of)
I've felt frustrated about SV and front end development for hardware and have been developing ROHD (https://github.com/intel/rohd) and it's been a worthwhile endeavor
-
Discussion Thread
Dart is a general purpose language, there even is a hardware development framework by Intel which is made in Dart
-
Choice of Python HDL library
Check out ROHD: https://github.com/intel/rohd
-
[CocoTB for beginners]: FPGA/ASIC Testbenches in Python + Automated Testing in GitHub​
You might be interested in checking out ROHD as well: https://github.com/intel/rohd
- Rapid Open Hardware Development (ROHD) Framework by Intel
hVHDL_floating_point
- Generating pipeline stages automatically?
-
Choice of Python HDL library
The file has 86 lines, but this functionality could be implemented with just 10 lines of code by using a procedure call to create_first_order_filter which can is defined here https://github.com/hVHDL/hVHDL_floating_point/blob/main/float_first_order_filter/float_first_order_filter_pkg.vhd
- How would you go about writing a pipeline with backpressure? - VHDL
What are some alternatives?
cocotbext-axi - AXI interface modules for Cocotb
hVHDL_example_project - An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has build scripts for most common FPGAs
metroboy - A repository of gate-level simulators and tools for the original Game Boy.
migen - A Python toolbox for building complex digital hardware
verilog-ethernet - Verilog Ethernet components for FPGA implementation
hVHDL_fixed_point - VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and abc to dq transforms.
ResponsiveFramework - Easily make Flutter apps responsive. Automatically adapt UI to different screen sizes. Responsiveness made simple. Demo: https://gallery.codelessly.com/flutterwebsites/minimal/
myhdl - The MyHDL development repository
aqueduct - Dart HTTP server framework for building REST APIs. Includes PostgreSQL ORM and OAuth2 provider.
magma - magma circuits
pygears - HW Design: A Functional Approach
pymtl3 - Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework