rohd
pygears
Our great sponsors
rohd | pygears | |
---|---|---|
8 | 5 | |
347 | 143 | |
3.5% | - | |
8.2 | 0.0 | |
11 days ago | 10 months ago | |
Dart | Python | |
BSD 3-clause "New" or "Revised" License | MIT License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
rohd
- Intel/rohd: Hardware Development framework in the Dart programming language
-
Chisel: A Modern Hardware Design Language
There's a similar project at Intel: https://github.com/intel/rohd
It uses Dart instead of Scala.
-
Building a HDL (Kind of)
I've felt frustrated about SV and front end development for hardware and have been developing ROHD (https://github.com/intel/rohd) and it's been a worthwhile endeavor
-
Discussion Thread
Dart is a general purpose language, there even is a hardware development framework by Intel which is made in Dart
-
Choice of Python HDL library
Check out ROHD: https://github.com/intel/rohd
-
[CocoTB for beginners]: FPGA/ASIC Testbenches in Python + Automated Testing in GitHub​
You might be interested in checking out ROHD as well: https://github.com/intel/rohd
- Rapid Open Hardware Development (ROHD) Framework by Intel
pygears
-
UCLA Adopts PyGears, an Open Source Framework for FPGA AI Design
More about it can be found here: https://github.com/bogdanvuk/pygears/tree/master/pygears/hls
-
[FOSS] PyGears - Python framework za razvoj i akceleraciju HW distribuiranih sistema
Dok sajt samog projekta mozete naci na: www.pygears.org
-
What is the field of AI acceleration like?
I'm currently part of OpenSource project called PyGears: www.pygears.org
-
How profitable is it to sell FPGA IP Cores? Do you think this is a good thing for a startup?
Also, we open-sourced part of our tools, among them is our PyGears - a free framework that lets you design hardware using high-level Python constructs and compiles it to synthesizable SystemVerilog or Verilog code.
-
PyGears - a functional approach to augmenting RTL methodology
Get source from GitHub: 📷GitHub - bogdanvuk/pygears: HW Design: A Functional Approach
What are some alternatives?
cocotbext-axi - AXI interface modules for Cocotb
PipelineC - A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
metroboy - A repository of gate-level simulators and tools for the original Game Boy.
amaranth - A modern hardware definition language and toolchain based on Python
verilog-ethernet - Verilog Ethernet components for FPGA implementation
skillbridge - A seamless python to Cadence Virtuoso Skill interface
hVHDL_floating_point - high level VHDL floating point library for synthesis in fpga
branding - Rocky Linux's official branding assets
ResponsiveFramework - Easily make Flutter apps responsive. Automatically adapt UI to different screen sizes. Responsiveness made simple. Demo: https://gallery.codelessly.com/flutterwebsites/minimal/
FPGA_HW_SIM_FWK_2 - FPGA Hardware Simulation Framework
aqueduct - Dart HTTP server framework for building REST APIs. Includes PostgreSQL ORM and OAuth2 provider.
PeakRDL-uvm - Generate UVM register model from compiled SystemRDL input