riscv_vhdl
edb-debugger
Our great sponsors
riscv_vhdl | edb-debugger | |
---|---|---|
2 | 4 | |
578 | 2,579 | |
- | - | |
8.8 | 8.8 | |
4 months ago | 16 days ago | |
Verilog | C++ | |
Apache License 2.0 | GNU General Public License v3.0 only |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
riscv_vhdl
-
Wouldn't it be crazy if amd or intel turned around and started making RISK-V based processors to compete with arm?
There is code that describes the processor, the VHDL is also open source. You can get the some similar implementations for older ARM implementations but you may have to pay to use them commercially.
- What is a list of all softcores that were designed purely using VHDL?
edb-debugger
- Desperately looking for graphical debugger (IDE, gdb plugin, you name it) for linux that works similarly to Visual Studio (showing hex, dec, binary, etc).
-
Beginner questions
EDB (Evan's Debugger): A 32 bit and 64 bit program debugger and disassembler for Windows
- Legalizing Gay Marriage in Crusader Kings III with Ghidra
-
Where to find a nasm debugger that works with my code?
Alternatively there's that GUI debugger I remember https://github.com/eteran/edb-debugger, may require building from source though :)
What are some alternatives?
verilator - Verilator open-source SystemVerilog simulator and lint system
x64dbg - An open-source user mode debugger for Windows. Optimized for reverse engineering and malware analysis.
Ripes - A graphical processor simulator and assembly editor for the RISC-V ISA
gef - GEF (GDB Enhanced Features) - a modern experience for GDB with advanced debugging capabilities for exploit devs & reverse engineers on Linux
cva6 - The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
vscode-assembly - Assembling and debugging assembly in Visual Studio Code
microwatt - A tiny Open POWER ISA softcore written in VHDL 2008
XMachOViewer - XMachOViewer is a Mach-O viewer for Windows, Linux and MacOS
VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation
notepad-plus-plus - Notepad++ official repository
lxp32-cpu - A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
x86 - An *very* WIP x86 emulator written in C++